Asswer of abjective anestions,

Q-1 what is the function of ALE signal in 2025 uticoopsocossoz

. > the function of ALE signal is It is demultiplexed Multiplexed Address/Data BW.

→ When ALE=1' ADO-AD+ WORK as a lower order address
BW. (AO-A7)

-> when ALE=o' ADo-ADT work as a Date Bus which is carries the 8 Bit Data.

0=2 Give the symbolic Representation at Instruction ADCR and DADRP.

ADCR =
$$(A) \leftarrow (A) + (R) + (CY)$$

DADRP = $(H)(L) \leftarrow (H)(L) + (Rh)(RL)$

9=3 write 8085 ALP to find out a's complement of 8 Bit No. stored in Registeric' save the Result in C

Note: Britdota

Note: Britdota

Not given in

Reg.c so,

You can

Assumme

2 prit data.

MVIC, 45H; load 45H data Immediately into Register C

MOV A, C; copy the content of Register C

CMA; complement of Accumulator

ADI OIH; ADD Immediate OIH with Reg. A

MOV C, A; copy the content of Rega into

Reg. C

RSTS; STOP

Q=4 what is the function of Instruction register and Decoder in 8085 UP.

-> When ever opcode fetch cycle is Perform thattime opcode of Instruction stored into Instruction Register.

-> the Instantion Decoder is used to decode the

opcode, mean is that It is taken out the meaning of that opcode.

0=5 what do you mean By Interupt? Enlist Hardware Interuppe and software Interrupt of 20854P.

- Interrupt is a process to Read the Dava from external I/o Device.
- -> there are two types of Interrupt

Hazd ward Interrupt | Software Interrupt

- 2) RST7-5
 - 3) RST 6.5
- RSTS.5
 - 5) INTRODA OH DUR DENIES

QES. Give the fall form of DMA - Direct memory Acess. PC = Program Counter RAM = Radom Access · memory ALU = Arithmetic Logic Unit Rom- Read only memory PSW = Program status word. EI - Enable Interrupt DI - Disable Interrupt RIM= Read Interrupt mask ISR: Interrupt service Routine ALE - Address latch Enable QEQ What will be Result of . XRABif . A=23H and B=23H!

1 1 0

MVIA, 23H; load 23Hdates Immediately in Regia load 23H duta Iramedictely MVI B, 23H . EX-OR XRAB >; in Reg B EX-OR operation perform A B & RST 5 Bet n content of Reg B and Reg A 0 0 0 STOP 0 10 A=23 -> @100 0010 0011

000000000 -> after execute above XRAB the Resultis 00H. A=00H

B= 23

OF Enlist the steps during memory write cycle in 8085 MP.

step1: Microprocessor send signal to memory for Activate the memory chip.

Step 2: Identify the memory location.

the data is write at specific step3: memory location.

00100011

(2)

- Off List the 16 Pait Register of 8085 CUP.
 - 1) Stack Point Register (SP)
 - 2) program Counter (PC)
 - 3) Register HL pair
 - 4) Register DEPair
 - 5) Register BC Pair

0=12 Define Tstate, machine cycle and Instruction cycle.

Tstate: - Microprocessor Required the clock to Perform operation like Memory Read, memory write, I/o Read and I/o write.

-> one cluck pluse is called T state.

Machine cycle: - Itis defined as time Required to Perform
Memory or I/o operation.

Instruction cycle: It is defined as time Required to Perform
or execute an Instruction.


9=12 Rive the difference Bet ? RLC and RAL

RLC

- 1) RLC potate left
- 2) This Instruction Rotates the contents of the Accumulator one Position left.
- The MSB of Accumulator is
 transferred in to Both
 cy flag and LSB Prit
 of Accum Water.

RAL

- 1) RAL Rotate left through carry.
- 2) The Instruction Rotates the contents of Acquimilator one position left through larry
- -> ThemsB Bit of Accumulator Transferred into the cy flug and the cyflug into LSB of the Accumulator.



Q=15 The 8085 CUP has 8 Pritdates Bus and 16 Prit Address Bus

a=16 The 2085 UP supported maximum memory 64 KB.

Q=17 Give Example of sing byte, two Byte and three Byte Instruction.

Single Byte: Instruction, machine code

MOV A; B

ADD C

CMA

2FH

It Required single memory location to stored opcode.

@ two Byte'- Instruction | machine code.

MVI A, 32H

SE

32H

ADI 65H

65H

It is Required two rannery location to stered opcode.

Three Byle Instruction. Instruction machine code 3AH LDA 2050H 50 H 20 H STA 3050H 32H 50H 30 H Q=18 whatis function of ORAB Instruction. the function of ORAB mean OR' operation MYZA perform Bet the content of Register and Accumulator content. OR aste MVI A, 32H MVI B, 45H AB 4 00 0 ORA B 0 1 RST 5 1 0 ontput Input 1 1 A = 32H B = 45H 0011 0010 (32) 0100 0101 (45) 0111 0111 0=19 Define Stack and Stack Related Instruction. stack is a LIFO memory Any memory location used as stuck To intiliaze memory location using sp register Instruction LXI SP, 2050H.


- -> the Push and pop Instructions are wed in stack operation.
- PUSH Instruction is used for to load the data into stack, from register pair
 - -> POP Instruction is used for to fetch the duta from Memory location, and stored at Register pair

0=21 Which Instruction is used to Read data from port address OBH?

IN 05 H

Read the data from Port address 05H put in to Accumulator.

0=22 Drawthe format of 8085 flag Reg.



- The sold of the Box order Address Bus (Au-Az)

 and Data Bus are combined.
 - → Bath are perform alternate operation Base on condition of ALE Pin. when ALE='1' tower order Address Bus work's and when ALE='o' Duta Bus work's.

assu Define opcode and operand and Instruction.

- ① Instruction: Instruction is a command which is

 given to the microprocessor to perform

 Particular task or operation.

 → Instruction made of opcode and operand's.
- 2 opcode: opcode is operational code that Indicate that which operation to Be perform.
- 3 Operand's:- The operands for an Instruction

 Com Be specified in different way

 Knows as Addressing mode.
 - > the data operated an Instruction is called operands.

Ed mor A, B - opcode is 78 H

operand's - A, B

MVJA, 32H - Opcode is 3E Operands is 32H Difference Beth Direct Addressing mode and Indirect Addressing mode

Direct Addressing mode

In Direct Addressing mode 0 Instructions the add ress of an operand is directly & given with in the Instruction Itself

(2) EA LDA 2050H

Indirect Addressing mode.


- 1 Em The Instruction that use the indirect-Addressing specifics the address of an operand In directly into the Register Pair
- mov A, M

Q=26 what mean by vectored Interrupt in 8085.


The location at which control is transferred when any Interrupt occurs is called rector Intersupt.

the address is fixed for rectored Interrupt TRAP - 0024H


- RST7.5 003CH 2
- 3 RST6.5 0034H
- RSTS.5 002CH



function of following pins at 8085 OUP. ALE: - It stands for Address latch Enable It is used to Demnifiplex . multiplexed address/ Dater Bus (AD7-ADO) When . It is teigh . (ADZ-ADO) carries lower Byte of an adress. when It is lower they are used as & Poit Date BNS. and Itis corries 8 Bot data. 2 x, and x2! - x, and x2 are used to connect the crystal forthis Inter. for this : Internal : Cluck generator All operation perform By 8085 are synchronized to this clock, (3 TRAP:- Itis Non Maskable inferrupt and used only in emeg emergency like power failure when It is occurs for once It can not Be Stopped By saffware and Hardware.



4) HOLD and HLDA:-These signals are used with DMA controlled DMA controlled used HULD to send the Request for granting the control of Buses of palcroprocessor HUDA is used by microprocessor to acknowledge the granting of Request. 5) READY: - It is used to synchronize the operation with slower peripherals when It is teigh Device is Ready de Perform Read or write Operation. 6) S, and so: - They are status . It is Represent word with Jolm to show the alftent operation like memery Read memory write, opcode fetch, I/o read and I/o write. 7) Reset In: - when Reset In is 1000 raicroprocessor Rosel- it selt and Program counter Intializes from 0000H.



_	2
D:	50
1	

Define Bytesize and Addressing mode at following Jacksuno Instructions

040	Osamor E	25	so TIAN (1)
	Instruction	Bytesize	Addressing
- Control	sgorman I	E 1 62	mode
	mov A, B	1	Register
Hill-to-	ATTENDED TO THE PERSON OF THE	10	Addressingmode
(2)	MVI A, FFH	2	Immediate.
			Addressing mode.
9	ADI OSH	2	Immediate
			Addressing mode
(A)	ADDC	10 1	Register
			Addressingmode
3	CMA	1	Implied
	13.47-	60 Head	Addressing mode
~	And the second second		
6	DADRP	8	Register
9	SPHL	1	Register
	Direction Con-	15 1 - 2	129-9-59 18/19
8	STAXB	1	Indirect
8	William Street		Adaressing mode
9	LDAXB	1	Indirect
To be to	one and L	80 - HO	Addressingmode
TELE SIGN	was Liex S. L.		The state of the s

,		• 0	Date:
	Instruction	Byte size	Addressiva mode.
	on freshlanking to b	DE DE PENA	Complete Statement
10)	XTHL	0 1	Indirect
. 1			Addressingmode
11)	ANI 03H	02	Immediate
	zarelih A jsky	ty B Trong	entrack The state of
12)	ACIOSH	02	Immediate
15.75	27004	1	(A vam ()
13)	PCHL	01	Register
3141	Samore C	2 11 1	TA I'M (c)
111)	distant of the state of the sta		
14)	LXI SP, 3050H	03	Immediate
abster Pri	Drawbba		
15)	XCHG	01	Register
Short A	53 mbbA		
16)	LALL D. CO. CO.L.		A MO H MA
(6)	LH LD 2060H	03	direct-
2			
17)	PUSH B	0	Indirect
/			
18)	0 0 0		THEST PORTS
(8)	POPPSW	10	Indirell-
	Mastra L.	1	DYLATZ OLINE
19)	XOR A	01	Register
	A STATE TO THE TOTAL		4 4 (1)
20)	JC 20504	0.3	Immediate
			Add roysing
			Addrossing mode