


## ch-2

\* Draw and Explain timing diagram of `mov A, B`.

Memory location	Instruction	Machine code
2000H	MOV A, B	78H

opcode fetch cycle



→ The Instruction `mov A, B` is Required '4' T state to fetch opcode.

→ During the 'T<sub>1</sub>' state when ~~At~~ ALE = '1' so, Multiplexed Address/ Data Bus (A07-A0) work as lower order Address Bus which is carries lower Byte of memory location ie (00H) as show in timing diagram.




- $\overline{IO/\overline{M}}$  signal become low due to microprocessor \*  
deal with memory.
- the status signal  $S_0$  and  $S_1$  both are  
become '1' because opcode fetch operation  
perform.
- the high order address bus ( $A_8 - A_{15}$ )  
which carries the high byte of  
memory location  $1050H$
- During  $T_2$  state.  $\overline{ALE}$  become low so,  
multiplexed address/data bus becomes  
as data bus ( $D_0 - D_7$ ) which carries the  
opcode  $78H$ .
- During  $T_2$  state  $\overline{RD}$  become low so, opcode  
read from memory location  $1050H$   
and placed on the data bus.
- During  $T_3$  state data transfer opcode to  
instruction register and during  $T_4$  state  
that opcode (machine) is decoded by  
the decoder.



\* Draw and EXPLAIN timing diagram of  
MVI A, FFH.

Memory location	Instruction	machine code
2000	MVI A, FFH	3EH
2001		FFH

MVI A, FFH is a 2 Byte Instruction. It is  
Required two Memory location.



(FIG. 2.6 : TIMING AND EXECUTION OF MVI A, FFH INSTRUCTION)

→ The first machine cycle M1 (opcode fetch) has four T states and second machine cycle M2 has three T states.

→ The 8085 identifies the first machine cycle M1 as opcode fetch cycle by control signals  $IO/\bar{M} = '0'$ ,  $S_1 = '1'$  and  $S_0 = '1'$ .



- During T<sub>2</sub> state the 8085 send the control signal  $\overline{RD}$  low which together with control signal  $IO/\overline{M}$  generates  $\overline{MEMR}$  to enable the memory device to place Opcode 3EH on Data Bus.
- The 8085 Read that Opcode transfer to Instruction Register During T<sub>3</sub> state and It is decode During T<sub>4</sub> states.
- The second machine cycle is M<sub>2</sub> is Memory Read cycle identified. By control signal  $IO/\overline{M} = '1'$  and  $S_1 = '1'$ ,  $S_0 = '0'$
- In this cycle the 8085 places address 205 on Address Bus and ALE makes High During T<sub>1</sub> states.
- the control signal  $\overline{RD}$  goes low which together with  $IO/\overline{M}$  generates  $\overline{MEMR}$  to enable the memory Device to place Data 'FFH' on Data Bus During 'T<sub>2</sub>' states. the Instruction execute During T<sub>3</sub> State.
- So, MVI A, FFH consist 4 states of opcode fetch 3 states ~~Reqd~~ for memory Read total '7' states Required.