classmate Date Page

\* Draw and Explain timing diagram of moy A, B.

Memorylocation	Instruction	Machinecode	
20 <b>0</b> 0H	MOV A, B	78H	

	Designan.					
	opcode fetch cycle					
	40	at will I late	T2	Т3	74	
			(HOC) 2-1	garage garage	M	
C	LK	( )			10	
23/2	not i	7000 A	8 9160 12	enchal harris	Lat Di	
the second second second	LE	ALE=1	ALE ='O'	Mar all	2393	
A15-	As	X	20H High	exorders Address Bus	Xon specified.	
A07-	Apo	X OOH	7811	Joanson to		
I0/		Topic order	I0/m=0	State of the	Dusti C	
So,		is Declar	30,5,=1	) shored o	a At	
(	ZD		RD=0'			
me	MP					

The Instruction mov A, B is Required '4' T state to fetch opcode.


During the Ti' state when At ALE = 1'
so, Multipexed Address/ Data Bus (AD 7 - ADO)
work as lower order Address Bus which is
carries lower Byte of memory location is (ook)
a) show in fining diagram.

Jo/m signal Become Low due to Microprocesso x deal with Memory. the status bignar so, and s, Both are Became 1' Because opcode fetch opera perform. the High order address BW (A8-A15) which is cassies the teigh Byte of Memory location, 1-e (20H) To state. ALE Become 10W so, Multiplexed Address / Data Bus Becom works 1-49 as Data Bus (Do-P7) whichis causies the Driving To state RD Be come low so, opcode Read from memory location 20504 and placed on the Date 13 hs. During To state date Transfer opcode to Instruction Register and During TA state. that opcode (machine) is Decode By the Decoder. The Instanction move p. 3 is sectioned

\* Draw and Explain timing diagram of MVI A, FFH.

	10101	TOUGHT BY BY BY BY	(31700)	П
U	Memory location	Instruction	machine code	
	2060	MVI A, FFH	3EH	
3 6	206	t bong 2001	FFH	

MVI A, FFH is a 2 Byte Instruction Itis Required two Memory location.



The first machine cycle MI (opcode fetch) has four Tstates and second Machine cycle M2 has three Tstates.

The 8085 Identifies the first machine cycle MI as opcode fetch cycle By contral signals Jo/m='0' s,=1' and so=1'

During To state the 8085 send the contral signal RD 1000 which to get with contral signal Io/m generates meme to enable the memory device to Place Opcode 3EH on Date Bus. The 8085 Read that opcode transfer to Instruction Register During T3 star and It is decode During Ty states. equired two Memory location The second machine excle is M2 is Memory Read cycle identified . By Contr signal I0/m = 1' and  $S_1 = 1'$ ,  $S_0 = 10'$ In this cycle the 2085 places address 2051 on Address Bus and ALE makes High During T1 states. the control signey RD goes low which. to getner with Join generates mems to enable the memory Device to Place.

Data FFH' on Data Bus During T2' states. the Instruction excente During SO, MVI A, FFH Consist 4 states of opcode fetch 3 states Ream for memory Read total 7' states Required.