Distributed by:

JAMECO

ELECTRONICS

www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 41398ATT

DATA SHEET

M41256xx-10B, \$12B, & -15B Dynamic RAM

FEATURES

- 262,144 words × 1-bit organization
- 100/120/150 ns access time from RE
- 50/60/75 ns access time from CE
- 385/360/330 mW active power, Page Mode, 413/385/360 mW active power, Nibble Mode, at minimum cycle time
- 25 mW standby power
- Multiplexed address inputs
- ±10% power supply tolerance

- Read-Modify-Write capabilities
- RE Only Refresh/Hidden Refresh
- Latched or high impedance output during refresh
- 256 refresh cycles
- Nibble Mode/Page Mode options
- $\overline{\text{CE}}$ before $\overline{\text{RE}}$ refresh with Nibble Mode Option
- Available in 2 plastic or hermetic ceramic DIP, plastic leaded chip carrier (PLCC), and hermetic ceramic leadless chip carrier (LCC)

DESCRIPTION

The M41256xx-10B, -12B, & -15B integrated circuits are high-speed, low-power 262,144 words by 1-bit dynamic random access memory (DRAM) devices. These devices are available with various mode, speed, and package options.




Figure 1. Page Mode Block Diagram







Figure 2. Nibble Mode Block Diagram

USER INFORMATION

Pin Descriptions







Pi	Pin Description Key						
Symbol	Name						
Vcc	+5 V Supply						
D	Data In						
Q .	Data Out						
A(0-8)	Address Input (0-8)						
$\overline{\mathbf{w}}$	Write Enable						
RE	Row Enable						
CE	Column Enable						
Vss	Ground						
NC	No Connect						

Figure 3. Pin Function Diagram

D ■ 0050026 0000314 7 ■ M41256xx-10B, -12B, & -15B Dynamic RAM

CHARACTERISTICS

Operating Conditions (TA = 0 to 70°C)

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltages	Vcc Vss	4.5 0	5.0 0	5.5 0	V V
Input Voltages* High Level — All Inputs (Logic 1) Low Level — All Inputs (Logic 0)	VIH VIL	2.4 -1.0	_	6.5 0.8	V V
Refresh Cycle Time**	tREF	-		4.0	ms

^{*} Application of invalid levels may destroy stored information during that cycle as well as the first cycle using valid levels. Data out is indeterminate.

Electrical Characteristics

$VCC = 5 V \pm 10\%$, $VSS = 0 V$, $TA = 0$ to 70 °C)	M41256xx-10B		M41256xx-12B		M41256xx-15B		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Output Voltages Low Level (IoL = 4.2 mA) High Level (IoH = -5.0 mA)	Vor Vor	_ 2.4	0.4 —	_ 2.4	0.4 —	_ 2.4	0.4 —	v v
Power Supply Currents Operating Current (Average Operating Current RE & CE Cycling, tRELREL = minimum) Page Mode Option	Iccı		70†	-	65†	1	60†	mA
Nibble Mode Option	Icci	_	75†	_	70†	-	65†	mA
Standby Current (RE = VIH, Q = High Impedance)	ICC2	-	4.5	_	4.5	_	4.5	mA
Refresh Current (Average Operating Current, Refresh Mode Operation) RE Cycling, CE = VIH, tRELREL = min. Page Mode Option Nibble Mode Option	Icc3		55† 60†	_	50† 55†	<u>-</u> .	45† 50†	mA mA
CE before RE Nibble Mode Option	Icc3	_	95†	_	90†	_	85†	mA
Page Mode Current (Average Operating Current, Page Mode Operation, RE = VIL, CE Cycling, tCELCEL = minimum)	ICC4	_	50†	-	45†	_	40†	mA
Nibble Mode Current (Average Operating Current, Nibble Mode Operation, RE = VIL, CE Cycling, tNCELCEL = minimum)	ICC5	_	55†		50†	_	45†	mA

[†] Maximum occurs at TA = 0°C. ICC1, ICC3, ICC4, and ICC5 are specified with output open-circuited.

^{**} Addresses A0-A7 are used for refresh. A8 must be a valid one or zero.

	M41		M41256xx-10B		M41256xx-12B		M41256xx-15B	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Input Leakage Current (VCC = 5.5 V, VI = 0 to 6.5 V, All other leads at 0 V)	II	-10	10	-10	10	-10	10	μΑ
Output Leakage Current (Q = High Impedance, VQ = 0 to Vcc)	Io	-10	10	-10	10	-10	10	μΑ
Input Capacitance (A0-A8)††	Cii	_	5	_	5	_	5	pF
Input Capacitance (D, W Leads)††	C 12	_	5	_	5	-	5	pF
Input Capacitance (RE, CE Leads)††	Сіз	_	10	_	10		10	pF
Output Capacitance (Q Lead)††	Co	-	7	_	7	-	7	pF

^{††} Parameter periodically sampled and not 100% tested.

Maximum Ratings*

Rating	Symbol	Value	Unit
Voltage Range on VCC Relative to VSS	Vcc	-1.0 to +7.0	V
Power Dissipation	PD	1.0	. W
Case Operating Temperature Range	TC	0 to 85	°C
Ambient Operating Temperature Range	TA	0 to 70	- ℃
Ambient Storage Temperature Range**	Tstg		
Ceramic Package		-65 to +160	℃
Plastic Package		-55 to +120	° C
Short Circuit Output Current	Ios	50	mA

^{*} Maximum Ratings are defined as the limiting conditions that the user can apply to the device under all variations of circuit and environmental conditions. If any rating is exceeded, permanent damage to the device may result. Extended operation at any of these conditions may result in reduced reliability.

** Bonding or soldering of the external pins of these devices can be performed safely at temperatures up to 300°C.

Timing Characteristics (VCC = 5 V $\pm 10\%$, Vss = 0 V, TA = 0 to 70°C) (Notes 1, 2, and 3)

		JEDEC	M41256xx-10B M41256xx		5xx-12B	:-12B M41256xx-15B			
Description	Symbol	Symbol	Min	Max	Min	Max	Min	Max	Unit
Random Read/Write Cycle Time Access Time from RE	tRC	tRELREL	200	_	220	— .	260	-	ns
(Notes 4 & 5) Access Time from $\overline{\text{CE}}$	tRAC	tRELQV		100	_	120	-	150	ns
(Notes 5 & 6) Output Buffer Turn Off Delay	tCAC	tCELQV	_	50	. -	60	-	75	ns
(Note 7)	tOFF	tCEHQZ	. 0	20	0	30	0	30	ns
Transition Time	ſТ	ίT	2	50	2	50	2	50	ns
RE Precharge Time	tRP	tREHREL	90	_	90	_	100		ns
RE Pulse Width	tRAS	tRELREH	100	10000	120	10000	150	10000	ns
RE Hold Time	tRSH	tCELREH	50	-	60	_	75	_	ns
CE Pulse Width (Note 8)	tCAS	tCELCEH	50	10000	60	10000	75	10000	ns
CE Hold Time	tCSH	tRELCEH	100		120	_	150	_	ns
RE to CE Delay (Note 4)	tRCD	tRELCEL	25	50	25	60	25	75	ns
CE to RE Precharge Time	tCRP	tCEHREL	0	_	0	_	0	<u> </u>	ns
Row Address Setup Time	tASR	tRAVREL	0	_	0	_	0	_	ns
Row Address Hold Time	tRAH	tRELRAX	15	_	15		15	_	ns
Column Address Setup Time	tASC	tCAVCEL	0	_	0	_	0	_	ns
Column Address Hold Time Column Address Hold Time Ref.	tCAH	tCELCAX	15		. 20	_	25	_	ns
to RE	tAR	tRELCAX	75		90	_	105	_	ns
Read Command Hold Time Ref.			40		10		10		
to RE	tRRH	tREHWX	10	-	10	-	10	_	ns
Read Command Setup Time Read Command Hold Time Ref.	tRCS	tWHCEL	0	_	0	_	0	_	ns
to CE	tRCH	tCEHWX	0	_	0	_	0	_	ns
Write Command Hold Time Write Command Hold Time Ref.	tWCH	tCELWX	15	-	20	_	25	_	ns
to RE	tWCR	tRELWX	85	_	100	_	120	_	ns
Write Command Pulse Width	tWP	tWLWH	15	_	20	1 –	25		ns
Write Command to RE Lead Time	tRWL	tWLREH	30	_	35	 	45	_	ns
Write Command to $\overline{\overline{CE}}$ Lead Time	tCWL	tWLCEH	20	_	30	–	40	–	ns
Data In Setup Time	tDS	tDVCEL	0	_	0	_	. 0	_	ns
Data In Hold Time	tDH	tCELDX	15	_	20	-	25	-	ns
Data In Hold Time Ref. to RE Write Command Setup Time	tDHR	tRELDX	85	_	100		120		ns
(Note 9)	tWCS	tWLCEL	0		0	_	0	_	ns
CE to W Delay]
(Read-Modify-Write) RE to W Delay	tCWD	tCELWL	25	_	30		35	_	ns
(Read-Modify-Write) (Note 6) Data In Hold Time	tRWD	tRELWL	75	_	100	_	125	_	ns
(Read-Modify-Write) (Note 6) Data In Setup Time	tDH	tWLDX	20	-	20	-	20	-	ns
(Read-Modify-Write)	tDS	tDVWL	0	_	0	_	0	_	ns
Refresh Period	tREF	tR	-	4.0	-	4.0	-	4.0	ms
Cycle Time (Read-Modify-Write)	tRMW	tWRELREL	245		260		310		ns

	. [JEDEC	M41256xx-10B M41256xx-1		xx-12B	M41256	xx-15B		
Description	Symbol	Symbol	Min	Max	Min	Max	Min	Max	Unit
PAGE MODE OPTION									
Page Mode Cycle Time CE Precharge Time	tPC tCP	tCELCEL tCEHCEL	120 45	<u>-</u>	130 50		145 60	<u>-</u>	ns ns
NIBBLE MODE OPTION									
CE Cycle Time	tNC	tNCELCEL	50	_	60	_	70	10000	ns
Access Time from CE (Notes 5 & 6) RE Hold Time CE Pulse Width	tNCAC tNRRSH tCAS	tNCELQV tNCELREH tNCELCEH	20 20	20 10000 10000	25 25	25 10000 10000	- 30 30	30 10000 10000	ns ns ns
Write Command Hold Time Write Command to RE Lead Time Write Command to CE Lead Time Write Command Pulse Width	tWCH tNRWL tNCWL tNWP	tNCELWX tNWLREH tNWLCEH tNWLWH	10 20 20 10	_ _ _	10 25 25 10	1 1 1	10 30 30 10	- - -	ns ns ns ns
Data In Hold Time CE Precharge Time CE to W Delay (Read-Modify-Write) Data In Hold Time	tDH tNCP tNCWD	tNCELDX tNCEHCEL tNCELWL tNWLDX	10 20 10	-	10 25 15	_ _ _	10 30 15		ns ns
(Read-Modify-Write) (Note 6) \(\overline{\text{CE}} \) Before \(\overline{\text{RE}} \) Refresh \(\overline{\text{CE}} \) to \(\overline{\text{RE}} \) Delay \(\overline{\text{CE}} \) Hold Time \(\overline{\text{RE}} \) Precharge to \(\overline{\text{CE}} \) Active	tDH tFCS tFCH tRPC	tCELREL tRELCEX tREHCEL	10 10 20 0	_ _ _ _	10 10 25 0	-	10 30 0		ns ns ns

82

D

- 1. Timing specifications given assume $t\Gamma = 5$ ns.
- 2. VIH (min.), VIL (max.) are reference levels for timing specifications or input signals. Transition times are to be measured between these reference levels.
- 3. An initial pause of 100 µs followed by a minimum of 8 refresh cycles is necessary after VCC is applied, to achieve proper device operation. Addresses A0-A7 are used for refresh. A8 must be a valid one or zero.
- 4. For tRELCEL > tRELCEL (max.), tRELQV will increase by the amount that tRELCEL (max.) is exceeded.
- 5. Q load assumed to be equivalent to 2 TTL loads and 100 pF.
- 6. Assumes tRELCEL ≥ tRELCEL (max.).
- 7. tCEHQZ (max.) defines the time at which Q achieves the open circuit condition.
- 8. \overline{CE} can be held at Logic 0 for an indefinite time for latched output during refresh. However, tRELRAX must be increased to 100 ns.
- 9. Non-restrictive operating parameter. If tWLCEL ≥ tWLCEL (min.), the cycle is an early write cycle and the data out (Q) will remain an open circuit (high impedance) for the entire cycle. If tCELWL ≥ tCELWL (min.) and tRELWL ≥ tRELWL (min.), the cycle is a read-write cycle and the data out (Q) will validly reproduce the data contained in the selected cell. If neither of the above sets or conditions is satisfied, data out will be indeterminate.

Timing Diagrams




Figure 4. Read Cycle




Figure 5. Write Cycle (Early Write)





Figure 6. Read-Modify-Write Cycle



NOTE: Input $\overline{CE} \ge V_{IH}$, Input $\overline{W} = Don't Care$

Figure 7. RE Only Refresh Cycle (Note 3)

A T & T MELEC (I C)





Figure 8. CE Before RE Refresh Cycle (Available with Nibble Mode Option Only)



^{*} This row address not necessary when using a device with CE before RE refresh (as available with the nibble mode part).

Figure 9. Hidden Refresh Cycle (Notes 3 & 8)





Figure 10. Page Mode Read Cycle



82

Figure 11. Page Mode Write Cycle




Figure 12. Page Mode Read-Modify-Write Cycle

82




Figure 13. Nibble Mode Read Cycle




Figure 14. Nibble Mode Write Cycle







Figure 15. Nibble Mode Read-Modify-Write Cycle


OUTLINE DRAWINGS (Dimensions in Inches)

16-Pin Plastic DIP













16-Pin Hermetic Ceramic DIP








18 I/O Plastic Leaded Chip Carrier



18 I/O Ceramic Leadless Chip Carrier (Hermetic)



ORDERING INFORMATION

Package	Mode	Part Number	COMCODE
		M41256DP-10B*	104382395
PLCC	Page	M41256DP-12B	104370358
		M41256DP-15B	104370366
		M41256PP-10B*	104375159
Plastic DIP	Page	M41256PP-12B	104375167
		M41256PP-15B	104375175
		M41256CP-10B*	104382239
Ceramic LCC	Page	M41256CP-12B	104382247
		M41256CP-15B	104382254
		M41256HP-10B*	104382320
Ceramic DIP	Page	M41256HP-12B	104375092
	_	M41256HP-15B	104375100
		M41256CN-10B*	104382213
Ceramic LCC	Nibble	M41256CN-12B	104387618
		M41256CN-15B	104382221
		M41256HN-10B*	104382312
Ceramic DIP	Nibble	M41256HN-12B	104375076
	-	M41256HN-15B	104375084

^{*} Limited Quantities

T-46-23-15

For additional information, contact your AT&T Account Manager, or call:

☐ AT&T Technologies, 555 Union Boulevard, Dept. 50AL203140, Allentown, PA 18103 1-800-372-2447

In Europe, contact:

☐ AT&T Microelectronics, Freischützstrasse 92, 8000 München 81, West Germany Tel. 0 89/95 97 0 Telex 5 216 884

72