

Low-Overhead Software Transactional Memory with Progress Guarantees and Strong Semantics


Minjia Zhang,

Jipeng Huang, Man Cao, Michael D. Bond




Do We Need Efficient STM?

Problem Solved!



Problem Solved?

HTM is limited...



Problem Solved?

Best-effort HTM: no completion guarantee¹

Performance penalty: short transactions²

Language-level support for atomic blocks: STM fallback

```
atomic {  
    from.balance -= amount;  
    to.balance += amount;  
}
```

} transaction

[1] I. Calciu et al. Invyswell: A Hybrid Transactional Memory for Haswell's Restricted Transactional Memory. In PACT, 2014.

[2] R. M. Yoo et al. Performance Evaluation of Intel Transactional Synchronization Extensions for High-Performance Computing. In SC, 2013.

Software Transactional Memory Is Slow

Existing STMs add **high overhead** ^{1,2,3}

[1] C. Cascaval et al. Software Transactional Memory: Why Is It Only a Research Toy? In CACM, 2008

[2] A. Dragojević, et al. Why STM Can Be More than a Research Toy. In CACM, 2011

[3] R. M. Yoo et al. Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough. In SPAA, 2008.

Software Transactional Memory Is Slow

Existing STMs add **high overhead** ^{1,2,3}

Related challenges: **scalability**, **progress guarantees**, strong **semantics**

[1] C. Cascaval et al. Software Transactional Memory: Why Is It Only a Research Toy? In CACM, 2008

[2] A. Dragojević, et al. Why STM Can Be More than a Research Toy. In CACM, 2011

[3] R. M. Yoo et al. Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough. In SPAA, 2008.

Challenge

Expensive to detect conflicts

T1

```
atomic {  
  ...  
  
  ... = o.f;  
  
  ... = p.g;  
  ...  
  
  o.f = ...;  
  
  p.g = ...;  
  ...  
}
```

T2

```
o.f = ...
```


Challenge

Expensive to detect conflicts

T1

```
atomic {  
  ...  
  
  ... = o.f;  
  
  ... = p.g;  
  ...  
  
  o.f = ...;  
  
  p.g = ...;  
  ...  
}
```

T2

```
p.g = ...
```

Challenge

Expensive to detect conflicts

T1


```
atomic {  
  ...  
  
  ... = o.f;  
  
  ... = p.g;  
  ...  
  
  o.f = ...;  
  
  p.g = ...;  
  ...  
}
```

T2

```
t.k = ...
```

Challenge

Expensive to detect conflicts



Lark™



LarkTM Contributions

- ❑ Adds very low overhead
- ❑ Achieves good scalability by using a hybrid approach
- ❑ Provides strong progress guarantees
- ❑ Provides strong atomicity

Key Insight

Avoid **high instrumentation costs** by minimizing instrumentation costs for non-conflicting accesses

LarkTM Design

Per-object biased reader-writer locks^{1,2}



Eager concurrency control



**Piggybacking conflict detection and
conflict resolution on lock transfers**

-
1. M. D. Bond et al. Octet: Capturing and Controlling Cross-Thread Dependences Efficiently. In OOSPLA, 2013.
 2. B. Hindman and D. Grossman. Atomicity via Source-to-Source Translation. In MSPC, 2006.

LarkTM Design

Per-object biased reader-writer locks^{1,2}



Eager concurrency control




Piggybacking conflict detection and conflict resolution on lock transfers


- **Minimal instrumentation and synchronization** for both transactional and non-transactional non-conflicting accesses
- Does **not release locks** even if transactions commit

1. M. D. Bond et al. Octet: Capturing and Controlling Cross-Thread Dependences Efficiently. In OOSPLA, 2013.
2. B. Hindman and D. Grossman. Atomicity via Source-to-Source Translation. In MSPC, 2006.


Biased Locks




Biased Locks




Multi-thread Execution




Multi-thread Execution




Multi-thread Execution




Multi-thread Execution




Multi-thread Execution




Multi-thread Execution




Multi-thread Execution




Multi-thread Execution




Coordination




Coordination




Coordination




Coordination




A Transactional Conflict




Not A Transactional Conflict




Coordination




Coordination




Strong Progress Guarantees




Strong Progress Guarantees




Strong Atomicity Semantics



Strong Atomicity Semantics




Strong Atomicity Semantics




Transactional vs. Non-transactional Conflict

Strong Atomicity Semantics




Transactional vs. Non-transactional Conflict


Strong Atomicity Semantics




No Transactional Conflict




No Transactional Conflict



No Transactional Conflict



No Transactional Conflict




Two versions of coordination protocol




LarkTM-O

Adds very low overhead and scales well for low-contention cases

High-Contention Applications



High-Contention Applications







LarkTM-S

Handling High Contention

LarkTM-S: Hybrid with Traditional Locking



LarkTM-S: Hybrid with Traditional Locking



Comparison Of Concurrency Control

| | Write concurrency control | Read concurrency control |
|-------------------------------|--|--|
| LarkTM-O | Eager per-object biased reader–writer lock | Eager per-object biased reader–writer lock |
| LarkTM-S | IntelSTM–LarkTM-O hybrid | IntelSTM–LarkTM-O hybrid |
| IntelSTM^{1,2} | Eager per-object lock | Lazy version validation |
| NOrec³ | Lazy global seqlock | Lazy value validation |

1 B. Saha et al. McRT-STM: A High Performance Software Transactional Memory System for a Multi-Core Runtime. In PPOPP, 2006.

2 T. Shpeisman et al. Enforcing Isolation and Ordering in STM. In PLDI, 2007.

3 L. Dalessandro et al. NOrec: Streamlining STM by Abolishing Ownership Records. In PPOPP, 2010.

Comparison Of Instrumentation

| | | |
|-----------------|----------------------------|---------------------------|
| | Instrumented accesses | |
| LarkTM-O | All accesses | except redundant accesses |
| LarkTM-S | All accesses | |
| IntelSTM | All accesses | |
| NOrec | All transactional accesses | |

Comparison Of Progress Guarantees

| | Progress Guarantee |
|-----------------|------------------------------|
| LarkTM-O | Livelock and starvation free |
| LarkTM-S | Livelock and starvation free |
| IntelSTM | None |
| NOrec | Livelock free |

Comparison Of Semantics

| | Semantics |
|-----------------|------------------------------------|
| LarkTM-O | Strong Atomicity |
| LarkTM-S | Strong Atomicity |
| IntelSTM | Strong Atomicity |
| NOrec | Single Global Lock Atomicity (SLA) |

Implementation


- **LarkTM-O, LarkTM-S, IntelSTM (McRT), and NOrec**
 - Developed in Jikes RVM 3.1.3
 - All STMs share features as much as possible (e.g., inlining decisions, redundant barrier analysis, name-mangling)
 - Source code publicly available on the Jikes RVM Research Archive




Evaluation Methodology

- **TM programs**
 - STAMP benchmarks
- **STM comparison**
 - Norec
 - IntelSTM
 - LarkTM-O
 - LarkTM-S
- **Platform**
 - **Eight 8-core processors (AMD Opteron 6272)**
 - Four 8-core processors (Intel Xeon E5-4620)


Single-Thread Performance




Single-Thread Performance




Single-Thread Performance




Single-Thread Performance




Single-Thread Performance




Single-Thread Performance




Speedup Geomean




Speedup Geomean




Speedup Geomean




Speedup Geomean




Toward Practical STM




Toward Practical STM




Toward Practical STM



Toward Practical STM



Toward Practical STM



Thank you