LCLS Digital BPM Interface Jeff Olsen

Register Map

Register Map

Function		
CSR	Control and Status Register	
CAL	Calibration Attenuation Register	
ATT1	Attenuation Register	
ATT2	Attenuation Register	
LMT	Limit Trip Register	
VER	Version Register	
TRG	Self Trigger Register	
TRIG2AMP	Delay from Trigger to AMP ON	10us Ticks
AMP2RF1	Delay from AMP On to first RF	>0
	Pulse	33ns Ticks
RF12RF2	Delay from RF1 to RF2 pulse	33ns Ticks
	excluding the width from	
	register 0x13 and Off Time from	
	register 0x14	
RFWIDTH	Width of the RF Pulse	>0
		33ns Ticks
OFFTIME	Delay from RF Pulse off to	>0
	change of Control switches	33ns Ticks
BOOT	Boot control	*Future
		feature
JTAG	JTAG Reprogram control	*Future
		feature
	CSR CAL ATT1 ATT2 LMT VER TRG TRIG2AMP AMP2RF1 RF12RF2 RFWIDTH OFFTIME BOOT	CSR Calibration Attenuation Register ATT1 Attenuation Register ATT2 Attenuation Register LMT Limit Trip Register VER Version Register TRG Self Trigger Register TRIG2AMP Delay from Trigger to AMP ON AMP2RF1 Delay from AMP On to first RF Pulse RF12RF2 Delay from RF1 to RF2 pulse excluding the width from register 0x13 and Off Time from register 0x14 RFWIDTH Width of the RF Pulse OFFTIME Delay from RF Pulse off to change of Control switches BOOT Boot control

Register Description

CSR Register (0x0)

Bit	Name	Use		Default
[76]			Read Only	
[5]	ForceLongReset			
[4]	ForceShortReset			
[32]	CAL_OSC	Calibration	'11' => OFF	'00'
		Oscillator mode	'10' => OFF	
			'01' => ON	
			'00' => AUTO	
[10]	CAL MODE	Calibration Mode	'11' => Nothing	'10'
		Select	'10' => BOTH	
			'01' => GREEN	
			'00' => RED	

CAL Register (0x1)

Bit	Name	Use		Default
[75]			'0000'	
[40]	CALATT	Calibration	1 dB step	'11111'
		attenuation		

ATT Register 1 (0x2)

Bit	Name	Use		Default
[74]			'0000'	
[30]	ATT1	First Stage	1 dB step	'1111'
		Attenuation		

ATT Register 2 (0x3)

Bit	Name	Use		Default
[74]			'0000'	
[30]	ATT2	Second Stage	1 dB step	'1111'
		Attenuation		

LMT Register (0x4)

Bit	Name	Use		Default
[71]			,0000,	
[0]	TRP	Limit Trip Latch	'1' => Resets the	
		_	latch	

VER Register (0x5)

Bit	Name	Use		Default
[7]				0
[65]	Board ID	Board ID	'01' = BRD1	
			'00' => BRD0	
[40]	Version	Version Number	Read Only	

TRG Register (0x6) (Dataless)

	5		
Bit	Name	Use	Default
	TRG	Self Trigger	


Boot Register (0xE) (Future Feature)

	315001 (011 2) (1 010010 1 000010	/	
Bit	Name	Use	
[3]			
[2]	Reboot	Reboot	Reboot XILINX from the selected
		XILINX	Prom.
[1]	SELECT	Boot	'0' => Primary Boot Prom
		Selection	'1' => Secondary Boot Prom
[0]	SEL_CLK	Set value of	Value of the SELECT bit is loaded
		SEL Clock	into the select latch

JTAG Register (0xF) (Future Feature)

Bit	Name	Use	Default
[3]	TDO	TDO from PROM	
[2]	TCK	TCK to PROM	
[1]	TDI	TDI to PROM	
[0]	TMS	TMS to PROM	

Calibration Timing




Trigger Handshake


QSPI CS2 and CS3 were converted into Trigger Handshake lines in Version 4. QSPI_CS3 is now a digital output that is latched high when the BPM receives a trigger. This signal is cleared by putting a high on QSPI_CS2, which is now an input.

QSPI Interface

The QSPI interface uses a 2 byte format. The first byte is the command byte that indicates a read or write operation and the register value. The second byte is the data to read or write. The QSPI interface can run at up to 20Mhz clock rate.



During a write cycle, the 8 bit command is echoed back and the previous contents of the selected register is returned. The register is updated with the new data at the end of the cycle.



During a read cycle, the 8 bit command is echoed back and the current contents of the selected register is returned.

Command Format

Bit	Function		
[7]	Start Bit	'1'	
[6]	R/W	'1' => Read Register	
		'0' => Write Register	
[50]	Register	Select Register to read or write	

Data Format

Bit	Function		
[70]	Data		

Hex ASCII RS232 Mode

The hex ASCII RS232 mode is meant for operation from a terminal emulator when the PAC module is not connected to do QSPI or Binary RS232 operation. The RS232 port operates at 115200Baud, Even Parity, 8 bit data, 1 stop bit.

Format 0XAADD < CRLF>

Where:

AA is the 6 bit Address in hex from 0 to 3F. The bit 6 indicates a write or a read.

 $0 \Rightarrow Write$

 $1 \Rightarrow Read$

DD is the 7 bit Data in hex from 00 to FF

Binary RS232 Mode (Obsolete in version 20)

The Binary RS232 mode is to be used by a computer interface, either the PAC or a smart terminal interface. The first byte has a 'start' bit in the MSB followed by a write or read bit, and then a 6 bit address field. Since none of the BPM registers are more than 7 bits, the second byte has a '0' in the MSB followed by 7 bits of data.

Format AD Where:

A		
7	6	50
1	$0 \Rightarrow$ Write	Register
	$1 \Rightarrow Read$	Address

D	
7	60
0	Data

Revision History

Version	Date		
V00	10/25/06	Changed Trip from 4 to 1 bit	
	11/29/06	Moved ATT_CNTL1A1 from 180	
		to the correct pin 108	
		Updated the QSPI interface and	
		documentation	
		Found all chip selects on the PAC	Fixed layout
		connector were connected	
		together.	
		RS232 Tx and Rx swapped	
		3.3 and 5.0 volt sides of the	
		buffers were swapped.	
V03	01/18/07	Added registers to control timing	
		60Mhz only operation	
	02/13/07	Inverted long and short reset	
		outputs	
V04	03/05/07	Added Trigger/Trigger Ack	
		handshake. Used QSPI CS3 for	
		Trigger Set, QSPI CS2 for Trigger	
		Reset	
		Changed design to use 60Mhz X 2	
		to reduce jitter. Was 60Mhz/2	
		Multiply Timing parameters by 4	
		by adding 2 zeros before the	
		counters.	
		Compile time ~ 3.0min	
V20	12/13/07	Added Calibration Oscillator	
		control in CSR	
		Changed ATT2 from 4 to 5 bit	
		Saturate Attenuator registers	
V21	10/23/08	Put Attenuators to full scale	
		during calibration	