

# Silicon Vertex Tracker System Operations Manual

---

v1.1

Yuri Gotra, Thomas Jefferson National Accelerator Facility  
10/21/2016

## Abstract

This document provides an overview of the CLAS12 Silicon Vertex Tracker (SVT) System and serves as an Operations Manual for the detector. Instructions are provided for shift workers related to basic steps of operating and monitoring the SVT controls, monitoring the detector system and responding to alarms, and knowing when to contact the on-call personnel. More complete details are also provided for SVT system experts regarding the channel mapping to the readout electronics, the cable connections and routing in Hall B, higher-order system operations, and detector servicing. This document also provides references to the available SVT documentation and a list of personnel authorized to perform SVT system repairs and modify system settings.


## Table of Contents

1	SVT Overview .....	3
2	Information for Shift Workers .....	5
2.1	Shift Worker responsibilities .....	5
2.1.1	Updating the Logbook .....	6
2.1.2	Contacting SVT System Personnel.....	6
2.2	Power supplies .....	6
2.3	Slow Controls.....	9
2.3.1	General procedures for SVT module services .....	9
2.3.2	Nitrogen Gas Purging System.....	10
2.3.3	Hall B Alarm Handler.....	11
2.3.4	Cooling System.....	11
2.3.5	SVT Module Control GUI .....	12
2.3.6	SVT Alarm Handler and Interlocks .....	13
2.3.7	Resetting the IOCs .....	16
2.3.8	SVT Hardware Interlock System .....	17
2.4	Detector Monitoring.....	20
2.4.1	Monitoring of SVT Operating Parameters.....	20
2.4.2	Slow Controls Monitoring .....	21
2.4.3	Run Control Monitoring .....	22
2.4.4	Data Quality Monitoring (DQM).....	23
3	Information for Subsystem Experts .....	27
3.1	Detector layout.....	27
3.2	Module services .....	27
3.3	Cables and Connections.....	28
3.4	Cooling system.....	33
3.5	Nitrogen purging system.....	33

3.6	SVT Alarm Handler .....	33
3.7	SVT DAQ .....	35
4	SVT operation during tracker integration and commissioning .....	35
4.1	SVT Calibration .....	36
4.2	General procedures for SVT module services .....	40
4.3	SVT operation during commissioning with cosmic rays .....	41
5	SVT operations during tracker integration and commissioning in Hall B .....	42
5.1	Transportation requirements .....	42
5.2	Tracker integration tests .....	42
6	Module quality assurance measurements .....	43
6.1	Digital tests .....	43
6.1.1	Module communication .....	43
6.1.2	Channel masking .....	44
6.1.3	Front-end calibration .....	44
6.2	Analog tests .....	44
6.2.1	Reconstruction of the analog strip response .....	46
6.2.2	Noise and gain measurement .....	48
6.2.3	Defective channels results .....	53
	Bibliography and Documentation .....	53

## 1 SVT Overview

This document describes the operating procedures that will be followed to commission the CLAS12 Silicon Vertex Tracker (SVT). The goal of these procedures is to ensure the quality standards defined by the Technical Design Report (TDR) of the detector; optimize the sequence of operations during construction, installation, and operation in terms of time, manpower, and computing resources; ensure the proper functioning of the SVT before and after installation in Hall B; obtain initial calibration data necessary for the reconstruction of the physics events; determine the performance of the SVT; and optimize the overall detector configuration according to the requirement of the physics runs.




## **Figure 1 SVT Mechanical Layout**

The aim of the tracker is to measure the trajectories of charged particles (tracks) with excellent momentum, angle, and positional resolution, and with high pattern reconstruction efficiency.

The SVT (Figure 1), which has a coverage in  $\theta$  within  $35^\circ$ – $125^\circ$  and a coverage of  $\sim 2\pi$  in  $\varphi$ , has four polygonal regions, R1–R4, that have 10, 14, 18, and 24 sectors respectively. Each sector contains modules, whose top and bottom sides have three (Hybrid, Intermediate, and Far), 320  $\mu\text{m}$  thick, silicon sensors, which are wire bonded together, a pitch adapter, and a readout hybrid - part of the readout electronics located on the hybrid flex circuit board (HFCB).

The bottom side of the module, closer to the beam, is referred to as the U layer; the top side of the module is referred to as the V layer. Each side of the module has 256 readout strips.

R1–R4 have inner radii of ~65 mm, ~92 mm, ~119 mm, and ~160 mm, respectively, with sector numbering as shown in Figure 2.



**Figure 2** SVT module layout in XY plane

The radial distance  $\Delta r$  between R1 and R4 has been maximized because the momentum resolution goes as  $\Delta r^{-2}$ . To match the absolute momentum resolution of the forward tracking system, the central tracking system's fractional momentum resolution requirement for particles with a momentum of 1 GeV is required to be  $\sim 5\%$ —needed to identify a missing pion in exclusive reactions. To measure the momentum with a resolution better than 5%, for tracks with  $p_T$  up to 1 GeV, for the given spacing of  $\Delta r$  of 9.5 cm between R1 and R4, a spatial resolution better than 70  $\mu\text{m}$  in the bending plane is needed. Table of principal SVT parameters and design values is shown in Figure 3.

PARAMETER	DESIGN VALUE
Number of regions (radii, mm)	4 (65, 93, 120, 161)
Sectors (modules)/region	10, 14, 18, 24
Module dimensions ( $L \times W \times T$ )	41.9 cm $\times$ 4.2 cm $\times$ 0.39 cm
Number of silicon layers/module	2 ( $U, V$ )
Strip layout	(0°— 3°) Graded angle
Sensor thickness	320 $\mu\text{m}$
Readout pitch	156 $\mu\text{m}$ (hybrid side)
<b>Number of readout channels/module</b>	<b>512</b>
<b>Total number of readout channels</b>	<b>33,792</b>
Readout ASIC	FSSR2
Backend electronics	Custom-made VXS cards
Angular coverage $\theta$	35°–125°
Angular coverage $\Phi$	$\sim 2\pi$
Spatial resolution	50–65 $\mu\text{m}$
Momentum resolution	$\sim 6\%$
$\theta$ resolution	10–20 mrad
$\phi$ resolution	$\sim 5$ mrad
Tracking efficiency	> 90%
Designed to operate at a luminosity of	$10^{35} \text{ cm}^{-2}\text{s}^{-1}$

**Figure 3 Table of SVT parameters**

## 2 Information for Shift Workers

### 2.1 Shift Worker responsibilities

The shift worker in the Hall B Counting House has following responsibilities with regard to the SVT system:

1. Updating the Hall B electronic logbook with records of problems or system conditions (see Section 2.1.1).
2. Contacting SVT system on-call personnel for any problems that are discovered (see Section 2.1.2).
3. Responding to SVT system alarms from the Hall B alarm handler (see Section 2.1.3).
4. Turning on or off the low voltage and high voltage for the SVT system using the power supply control interface (see Section 2.3.5).
5. Monitoring the SVT Slow Controls status (see Section 2.4.2).

6. Monitoring data quality and detector performance including the hit occupancy scalers for the system (see Section 2.4.4).

### **2.1.1 Updating the Logbook**

The electronic logbook (or e-log) [<https://logbooks.jlab.org/book/hbsvt>] is set up to run on a specified terminal in the Hall B Counting House. Shift workers are responsible for keeping an up-to-date and accurate record of any problems or issues concerning the SVT system. For any questions regarding the logbook, its usage, or on what is considered to be a “logbook worthy” entry, consult the assigned shift leader.

Note the shift worker should follow all posted or communicated instructions about entering SVT scaler screens into the e-log. This is typically done once per 8-hour shift as directed on the shift checklist.

### **2.1.2 Contacting SVT System Personnel**

As a general rule, shift workers should spend no more than 10 to 15 minutes attempting to solve any problem that arises with the SVT system. At that point they should contact the assigned SVT on-call worker to either provide advice on how to proceed or to address the problem.

This document is divided into a section for shift workers and SVT system experts. However, only SVT system experts are authorized to make changes to the SVT parameter settings, to work on the hardware or electronics, or to modify the DAQ system software. This division between shift worker responsibilities and expert responsibilities is essential to maintain in order to protect and safeguard the equipment, to ensure data collection is as efficient as possible, and to minimize down time. If the shift worker has any question regarding how to proceed when an issue arises, the shift leader should be consulted.

## **2.2 Power supplies**


The power supply system consists of low voltage and high voltage supplies, and MPOD crates. The low voltage supply powers the analog and digital portions of the readout chips. The high voltage supply provides up to 500 V for biasing the sensors and monitors the leakage current over a wide range. Full depletion voltage of the sensors is from 65 to 80 V. Normal operating point of reverse bias for the SVT sensor is 85 V. The ISEG high voltage power supply module residing in the MPOD mainframe (**Figure 4**) is capable of providing current up to 10 mA per channel with 10 mV steps and ripple less than 5 mV peak to peak. Due to the losses in cables, the actual voltage, which appears at the module end of the cable, is measured and source adjusted appropriately. Each side of the module receives low voltage, 2.5 V for both analog and digital parts of the FSSR2 chip and high voltage for the sensors. The low voltage also powers analog output CMOS IC temperature sensors, one per side. An independent floating circuit supplies each voltage to each module. This enables control of grounding and shielding; all voltages are grounded to the common spot and shields of the cables are grounded at the power supply.



**Figure 4 Wiener MPOD mainframe with HV and LV power supply modules**

“MPOD Crates Monitoring and Control” GUI is connected to the power supply channels. The crate power can be controlled, as well as the values of voltages for individual channels and the interlock limits (via submenu using the “Table” button). The channels status indicators are color-coded.

MPOD crate GUI (Figure 5) allows controlling and monitoring the status of the crate and its power supply modules. In case of error it will be displayed on the status indicators and can be cleared by pressing the “Clear” button.




**Figure 5 MPOD Crate GUI**

Pressing the “Table” button will bring the detailed HV and LV power supply module GUI (Figure 6) which displays the status of individual channels and allows to change the settings for voltages, currents, change the state and reset the channel. Channels are labeled according to the logical PS map and hardware connection.

Crate 4 (vmetlsvt4)		ON	OFF	WIENER MPOD (4668027, MPOD 2.1.2321.0.)						
EPICS PV NAME	MPOD NAME	VOLTAGE (V)	CURRENT (I)	SET VOLTAGE (V)	SET CURRENT (I)	SWITCH	TEM			
ON B_SVT_LV_VA_R2S1T_Slot1	U0	3.25000	0.31421	3.25000	0.50000	On	Off	Rst	31	
ON B_SVT_LV_VD_R2S1T_Slot1	U1	3.25000	0.16724	3.25000	0.50000	On	Off	Rst	31	
ON B_SVT_LV_VA_R2S1B_Slot1	U2	3.25000	0.31494	3.25000	0.50000	On	Off	Rst	29	
ON B_SVT_LV_VD_R2S1B_Slot1	U3	3.25000	0.16357	3.25000	0.50000	On	Off	Rst	29	
ON B_SVT_LV_VA_R2S2T_Slot1	U4	3.25049	0.32202	3.25000	0.50000	On	Off	Rst	30	
<hr/>										
LV	ON B_SVT_HV_R3S1T_Slot8	U700	84.99820	0.23905	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S1B_Slot8	U701	85.00092	0.22649	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S2T_Slot8	U702	85.00005	0.23183	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S2B_Slot8	U703	85.00012	0.23345	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S3T_Slot8	U704	84.99846	0.18390	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S3B_Slot8	U705	84.99990	0.19102	85.00000	4.00000	On	Off	Rst	28
<hr/>										
HV	ON B_SVT_HV_R3S1T_Slot8	U700	84.99820	0.23905	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S1B_Slot8	U701	85.00092	0.22649	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S2T_Slot8	U702	85.00005	0.23183	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S2B_Slot8	U703	85.00012	0.23345	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S3T_Slot8	U704	84.99846	0.18390	85.00000	4.00000	On	Off	Rst	28
	ON B_SVT_HV_R3S3B_Slot8	U705	84.99990	0.19102	85.00000	4.00000	On	Off	Rst	28

Figure 6 MPOD power supply crate GUI

Individual power supply channels can be accessed via the corresponding “Slot” button (Figure 5), which would bring the channel menu (Figure 7). Detailed channel status information, settings and alarm limits are available from this menu.




**Figure 7 MPOD Power Supply Channel GUI**

## 2.3 Slow Controls

The SVT slow controls system is accessed through MEDM user interface to the EPICS slow controls. It allows powering up and down the LV and HV for the SVT sectors, access individual power supply channels, and operate the cooling system.

To start the slow controls GUI open the terminal on the slow controls machine (svtl01) and run the command “edmRun”. Select “File” menu and choose “mainMenu.edl” in the SVT directory. This will bring up the window with SVT controls (Figure 8).




**Figure 8 Slow Controls main menu**

By selecting one of the menu buttons a corresponding GUI will be opened.

### 2.3.1 General procedures for SVT module services

Please keep the layout of the monitoring screens, Figure 9, the remote monitoring is taking the snapshots of the desktop.



**Figure 9 The snapshot of the SVT monitoring screens**

Here are the general procedures to turn ON and OFF module services:

**Fast turning OFF the SVT in emergency: Press the “Chiller OFF” button on the Chiller Controls panel** (safety interlock will power off the SVT).

Turning the SVT system ON:

- Start EPICS detector control and safety system on svtl01 **if it is not running** (see section 2.3 for the instructions)
- Check the gas flow in CLAS CSS, the flow should be within **1-3 lpm**. Monitor the flow and detector ambient conditions. Detector internal humidity should be less than 10% when gas purging is operating, see Master Humidity Interlock panel, Env Hum SB(1,2,...,10) or Signal Monitoring panel on Hardware Interlock Signal Monitoring panel (Detector Internal Humidity R2, R3, R4).
- **If detector is powered off for more than 30 min, set the chiller temperature to 12C (during normal operation when SVT is powered on the chiller temperature should be set to 7C).** Turn on the chiller via the Chiller Controls GUI by pressing the “Chiller ON” button, Figure 10).
- Reset the latched hardware interlock errors, Figure 21.
- Clear the MPOD PS crate alarms, Figure 5.
- Turn on the SVT module LV for all 4 regions (analog and digital, Figure 11), check the color coded PS status. If after powering up the region there are sectors in it which are still off, they can be turned on by pressing the light blue “On” button on the MPOD PS crate GUI for individual channels, Figure 6 (same applies for the HV PS).
- Turn on the sensor bias (HV, Figure 11), check for PS status (voltages, currents). HV should be 80 V except R4S15B (40 V). Leakage currents should be below 400 nA, see Figure 12. During ramp up the current will go to about 1.5 microamps and the color coding will change to red. After the ramp up the color should stay black.
- **Set the chiller temperature to 7C.**

Turning the SVT system OFF:

- Turn off HV for all regions, Figure 11. If after powering off the region there are sectors in it which are still on, they can be turned off by pressing the light blue “Off” button on the MPOD PS crate GUI for individual channels, Figure 6 (same applies for the LV PS).
- Turn off LV for all regions, Figure 11.
- **Set the chiller temperature to 12C,** Figure 10.

### 2.3.2 Nitrogen Gas Purging System

The SVT nitrogen purging system is designed to provide dry environment inside the detector and avoid condensation. Gas flow is controlled and monitored via CLAS CSS.

### 2.3.3 Hall B Alarm Handler

The BEAST alarm handler system running in the Counting House monitors the entire Hall B Slow Controls system. This includes HV and LV systems, gas systems, torus and solenoid controls, subsystem environment controls (e.g. temperature, humidity), and pulser calibration systems (among several others). The system runs on a dedicated terminal in the Counting House. One of the main responsibilities of the shift worker is to respond to alarms from this system, either by taking corrective action or contacting the appropriate on-call personnel.

Instructions and details on the alarm handler for Hall B are given in  
[https://clasweb.jlab.org/wiki/index.php/Slow Control Alarms](https://clasweb.jlab.org/wiki/index.php/Slow%20Control%20Alarms).

For the SVT system, the only element of the system monitored by the alarm handler is the nitrogen gas purging system. Any time gas flow goes outside predefined limits an alarm will sound, SVT power is ramped down and the chiller is put in stand-by mode to prevent unsafe operation (condensation).

The SVT should be powered on only after ensuring that whatever condition caused the trip has been addressed, cooling system is operational, ambient humidity and dew point readings are within limits.

### 2.3.4 Cooling System

The front-end chips of the SVT modules have to be cooled to ensure normal operating conditions. The cooling system of the SVT consists of the portable chiller, plastic cooling tubes, flow meters, and the cold plates with copper tubes inside circulating liquid coolant. The SVT module has integrated copper heat sink thermally connected to the cold plate via copper plates with thermal grease. Performance of the cooling system is constantly monitored by EPICS IOC, logged to MYA database and interlocked with alarm handler.

The SVT chiller is handled from the “Chiller Control” GUI (Figure 10). It has control buttons to turn on and off the chiller, set the pump level, cooling temperature, temperature limits, and alarm settings for the monitored temperature and flow. All changes are made only by the experts. On the right side of the display there are color-coded status indicators for parameters of the cooling system.




Figure 10 Chiller GUI

### 2.3.5 SVT Module Control GUI

The control and monitoring of the power for the SVT modules (sectors) is done via “MPOD Module Status” menu, which has submenus for each SVT region. An example of such GUI is presented in Figure 11. There are control buttons to turn on and off the LV and HV power for the whole region, and to power off the MPOD crate. The shifter should not power off the MPOD crates unless instructed by the SVT expert. **The LV is turned on first, and turned off last.** The correct sequence is ensured by the alarm handler logic. The GUI is divided into the sector menus. Each sector menu has the color-coded status indicators (green – on, red – off), control buttons and log indicator. There are indicators and buttons for sector HV/LV, and temperature alarm status, analog and digital LV, and HV for each side of the module (top, bottom). The control buttons used to manage the power of the individual components. The command status string at the bottom of the sector menu shows the last action for each side of the module (i.e. “Turning HV on”).




Figure 11 SVT module control and monitoring GUI

Monitoring of HV bias voltages and sensor leakage currents is done on the svtl01 pc terminal by launching the script

`hbops@svtl01 > /a/opsuser/hbops/svthv/svthv.sh`

which updates the screen every 10 seconds, Figure 12.

R1S1B	80.0	0.162	R3S1B	80.0	0.220	R4S1B	80.0	0.250
R1S1T	80.0	0.165	R3S1T	80.0	0.233	R4S1T	80.0	0.237
R1S2B	80.0	0.181	R3S2B	80.0	0.227	R4S2B	80.0	0.251
R1S2T	80.0	0.163	R3S2T	80.0	0.230	R4S2T	80.0	0.238
R1S3B	80.0	0.167	R3S3B	80.0	0.190	R4S3B	80.0	0.223
R1S3T	80.0	0.168	R3S3T	80.0	0.182	R4S3T	80.0	0.236
R1S4B	80.0	0.184	R3S4B	80.0	0.192	R4S4B	80.0	0.228
R1S4T	80.0	0.170	R3S4T	80.0	0.187	R4S4T	80.0	0.228
R1S5B	80.0	0.200	R3S5B	80.0	0.192	R4S5B	80.0	0.259
R1S5T	80.0	0.240	R3S5T	80.0	0.201	R4S5T	80.0	0.254
R1S6B	80.0	0.224	R3S6B	80.0	0.204	R4S6B	80.0	0.216
R1S6T	80.0	0.207	R3S6T	80.0	0.194	R4S6T	80.0	0.215
R1S7B	80.0	0.189	R3S7B	80.0	0.210	R4S7B	80.0	0.253
R1S7T	80.0	0.189	R3S7T	80.0	0.221	R4S7T	80.0	0.272
R1S8B	80.0	0.182	R3S8B	80.0	0.214	R4S8B	80.0	0.216
R1S8T	80.0	0.180	R3S8T	80.0	0.221	R4S8T	80.0	0.228
R1S9B	80.0	0.163	R3S9B	80.0	0.251	R4S9B	80.0	0.247
R1S9T	80.0	0.175	R3S9T	80.0	0.261	R4S9T	80.0	0.234
R1S10B	80.0	0.197	R3S10B	80.0	0.293	R4S10B	80.0	0.216
R1S10T	80.0	0.200	R3S10T	80.0	0.241	R4S10T	80.0	0.212

Figure 12 HV Monitoring (sensor bias voltage and leakage currents in microamps)

### 2.3.6 SVT Alarm Handler and Interlocks

The SVT alarm handler monitors the slow control parameters and prevents unsafe conditions of the detector. All SVT module power supplies have hardware and software current and voltage limits set by the experts. Interlocks provide detector protection for ambient conditions, power supplies, cooling system, and gas purging system.

The alarm handler GUI has a hierarchical tree, which displays the color-coded status of the SVT slow control interlock system (Figure 13).





Figure 13 Alarm handler user interface

Gray color represents the default state. Yellow represents a warning and red – an error. The light gray color means lost connection. To acknowledge and clear the error or the warning a corresponding button has to be pressed. If the component is no longer in a warning or an error state, the color will change to the default (gray). The top level (SVT) provides the status of the entire detector. There are expandable views for each region, sector, their LV/HV power supplies, voltages and currents. There are separate views for each MPOD PS and for the slow controls VME crate, EPICS IOC watchdogs, ambient and cooling system interlocks.

The flow, temperature, and pressure of the coolant are managed via “Coolant Flow Interlock” (Figure 14). The indicators are color-coded (green – good, yellow – warning, red – off limits). The interlock settings are modified by pressing the corresponding “A” button (experts only). There are color-coded status indicators for the chiller and digital monitoring displays. On the right side of the digital displays there are square buttons, which control whether the parameter is used in the interlock. When such button is pressed its color changes from light blue to blue and the display is surrounded by the light blue box, indicating that the parameter is interlocked.



**Figure 14 Cooling flow interlock GUI**

Ambient temperature interlock GUI (Figure 15) provides means to monitor the reading from the ambient temperature sensors. There are 3 duplicated (sensor1 and sensor2) sensors in each board and 3 boards in regions 2 (SB1-SB3), 3 (SB4-SB6), and 4 (SB7-SB9). They are glued to the cold plate. Two boards (External SB1, SB2) are located outside of the barrel and are monitoring the external ambient temperature.



**Figure 15 Ambient temperature interlock GUI**

Similar interfaces exist for ambient humidity (Figure 16) and the dew point interlocks (Figure 17). The dew point interlock displays the difference between the environment temperature and the corresponding dew point. The indicators are color-coded (green – good, yellow – warning, red – off limits). The interlock parameters are set by the “A” buttons (experts only).



Figure 16 Environment humidity interlock GUI



Figure 17 Dew point interlock GUI

### 2.3.7 Resetting the IOCs

If there is a communication problem present, which typically appears for all sectors in a given region, the usual cause is an issue of communication between the IOC computer and the HV mainframe. To reboot the IOC for a given region, click on the “IOC Restore Status” button on the main slow controls GUI, and then click on the button on the left side of the label for the specific IOC. There are buttons for each SVT region, for the chiller, and for the patch panel (Figure 18).

	Last Restored	Heartbeat
iocsoftsvt	20Sep16 12:41:03	2924301
iocsoftsvtR2	14Sep16 16:03:58	3430210
iocsoftsvtR3	14Sep16 16:06:18	3430076
iocsoftsvtR4	23Sep16 10:32:13	2672662
iocsoftsvtchill	14Sep16 16:02:46	3430295
ioctlsvt	14SEP16 15:58:31	3527639

Figure 18 IOC Restore Status GUI

In the pop-up software IOC diagnostic GUI (Figure 19) click on the “Reboot” button. The reboot will take less than two minutes to complete. If rebooting the IOC does not solve the problems, contact the Slow Controls system expert.




Figure 19 Software IOC Diagnostic GUI

### **2.3.8 SVT Hardware Interlock System**

The Hall B SVT Hardware Interlock System is a backup system designed to protect the detector from damage in the event the main control system fails or if network communication is lost. This is a standalone system and is completely independent from the main EPICS-based slow control system and does not rely on network communications to safeguard the SVT detector. Hardware interlock system provides redundant safety for critical parameters in case of alarm handler failure. **Only the SVT experts are allowed to make changes to the interlock configuration parameters.** All changes are reported in the logbook.

#### **2.3.8.1 Hardware & Software Description**

The Hardware Interlock System is based on the National Instruments CompactRIO (cRIO) Programmable Automation Controller (PAC) platform. cRIO is a reconfigurable embedded control and acquisition system. The cRIO system's hardware architecture includes I/O modules, a reconfigurable field-programmable gate array (FPGA) chassis, and an embedded controller. The cRIO integrated dual-core controller runs on a LabVIEW Real Time Linux operating system.

#### **2.3.8.2 Summary of Hazards Monitored**

The Hardware Interlock System monitors key detector parameters and takes corrective action if a monitored signal is outside of pre-programmed limits. The signals monitored include:

- HFCB Temperature
- Detector Internal Temperature & Humidity
- Detector Internal Dew Point
- Ambient Temperature & Humidity
- Ambient Dew Point
- Coolant Flow
- Coolant Temperature
- Coolant Leak Detection (not wired for KPP)

#### **2.3.8.3 System Block Diagram**

Figure 20 shows the block diagram of the Hardware Interlock System and the interfaces to the SVT system. The cRIO chassis obtains all of the monitored signals via connections to the SVT patch panel.




Figure 1 – SVT Hardware Interlock System

Figure 20 Block diagram of the SVT hardware interlock system

#### 2.3.8.4 Mpod Crate Control

Under fault conditions, the Hardware Interlock System will disable the Mpod HV/LV crates via the front panel connector on the Mpod controller. When disabled by the Hardware Interlock System, the EPICS controls are overridden and all channels of the Mpod crate will ramp down at their pre-programmed rate. A reset of both the Hardware Interlock System and the EPICS Mpod control is needed in order to re-power the HV and LV channels.

#### 2.3.8.5 Chiller Disable

Under fault conditions, the Hardware Interlock System will disable the SVT chiller. A BiRa Systems Model 8880-1B1Y AC Power Module is to disable the chiller. The AC power to the chiller is plugged into the AC Power Module. A signal from the monitoring PAC will shut off the power to the chiller via the AC Power Module in the case of a fault.

#### 2.3.8.6 Hardware Interlock System Trip Levels


The Hardware Interlock System is the last line of protection for the detector. If the main EPICS slow controls system works correctly, the Hardware Interlock System shall never need to take corrective action to protect the detector.

The trip levels for the Hardware Interlock System is slightly out of bounds from the EPICS trip levels to prevent both systems from tripping at the exact same level. The EPICS slow controls system (if working correctly) shall always trip first before the

Hardware Interlock System.

### 2.3.8.7 User Interface

The user interface to the Hardware Interlock System allows the operator to remotely monitor the SVT and to set interlock trip levels. The user interface is also used to reset the system after an interlock trip event. The National Instruments cRio system monitoring the SVT works does not require the user interface program to be running in order to protect the detector. For safety, only one user interface session is allowed at any one time. Figure 21 shows the main front panel on the user interface. The interface is launched by opening the shortcut on the dedicated SVT Hardware Interlock System Windows PC. The interface is operating in the LabView environment. After the main GUI is opened, the run button (right pointing arrow under the “Edit” menu) should be clicked. Next, click on “Connect to System”. The latched errors can be cleared by pressing the green “OFF” button 2 times (after the first click the name changes to RESET). Interlock color coded status panel is on the left side of the GUI. The middle panel is for signal monitoring. On the right side the status of latched errors is displayed. All color coded indicators should be green in order to enable powering on the SVT. The chiller has to be operating in order to clear the coolant flow errors.



**Figure 21 User Interface Main Front Panel**

Figure 22 shows the interlock and enable setting screen. When SVT LV power is off, the HFCB temperature readings are not valid because these temperature sensors are powered from the LV PS. In order to prepare for powering the LV PS, HFCB hardware temperature interlock has to be disabled by pressing All HFCB Temps “Enabled”. The

color of the button changes to red. After powering up LV of all SVT regions this interlock must be enabled again.




Figure 22 Interlock and Enable Setting Screen

## 2.4 Detector Monitoring

In order to maintain proper performance of the SVT, all critical characteristics of the system are tracked. This monitoring operation can be described by three types of operations:

1. Monitoring of all parametric characteristics of the SVT, such as voltages, currents and temperatures
2. Periodic calibration of the detectors and readout electronics
3. Monitoring of the quality of data being collected by SVT and passed to the Trigger/DAQ.

### 2.4.1 Monitoring of SVT Operating Parameters

The monitoring of the SVT detector is split on several nodes of the Detector Control and Safety System (DCS/DSS). In the event of a power failure the monitoring will continue to run on uninterruptable power supplies. The SVT DCS monitors the following parameters:

- the low voltages and currents
- the high voltages and currents

- the temperature of the modules (hybrid, ambient)
- the humidity inside and outside the SVT
- the status of the cooling system
- the status of the gas purging system

The monitoring of voltages and currents is done at the power supplies. The temperature and humidity is monitored inside and outside the SVT enclosure with integrated sensors. The SVT is flushed with dry nitrogen.

All slow controls can be accessed through EPICS. Gas system controls can be accessed via the main CLAS12 EPICS window. If not already running, this window can be opened by executing the command:

```
clasrun@svt1> clascss  
or  
clasrun@svt1> clas12epics
```

in a terminal on svt1 or on any of the clonpc## workstations in the Hall B counting house.

All shift workers should be using user clasrun for all instructions in this document related to calibration and data taking, and user hbops for the slow controls monitoring.

## 2.4.2 Slow Controls Monitoring


The temperature of the hybrids is monitored with “Highland V450 Modules” menu. It displays one reading for each side of the module (Figure 23). The indicators are color coded (green – good, yellow – warning, red – off limits). The interlock parameters are set by the “A” buttons (experts only).



Figure 23 Hybrid temperature monitoring GUI

All monitoring EPICS channels are saved to MYA database. The access to the database can be done with a terminal command:

```
hbops@svt1> MyaViewer
```



**Figure 24 Historic plot of the SVT sensor leakage currents**

From the menu a strip chart can be opened to display the current state of the monitored parameters or an archive chart to see the historic performance (Figure 24). The wild cards can be used to select the names of the EPICS channels. The axes options and the scale can be modified by accessing the menu with right mouse click.

Turning ON and OFF the SVT requires controlling the Low Voltage (LV) and High Voltage (HV).

To SWITCH OFF the system, first turn off the HV, then the LV.

To SWITCH ON the system, first turn on the LV then the HV.

This order is necessary because the LV must be on to power up the FSSR2 chips and protect the preamplifiers, before sensors are biased.

Normal currents for the LV analog and digital are 0.32 A and 0.17 A respectively with voltages set to 3.25 V.

Nominal leakage currents of the SVT sensors are 200-400 nA, bias voltages set at 85 V.

### 2.4.3 Run Control Monitoring

The SVT is fully operated and controlled remotely by EPICS slow controls system and DAQ system. In the event of a power failure the monitoring will continue to run on uninterruptable power supplies to ensure safe operation and provide time needed for ramp down the module power.

SVT DAQ control and monitoring is integrated in CLAS12 CODA system. To start coda from a terminal window type:

`clasrun@svt system1> runcontrol -rocs`

This command will start the CODA GUI with embedded xterm rocs windows. There is one window for each crate controller. The master controller window has light blue background, the slave controller windows have light green backgrounds. Event Builder (EB), Event Reader (ER), and Event Transfer (ET) windows have yellow backgrounds.

The first step is to connect to the SVT DAQ via the “**connect**” button. The next step is to select the configuration (“**configure**” button). A popup window will allow selecting the trigger configuration file. The next step is to download the configuration (“**download**” button). The status of current operation is shown in the CODA status window, i.e.

“transition download succeeded”. The GUI will display the chosen configuration, data file name, run number and run status. The next step is to prestart the run (“prestart” button). Rocs windows will display the progress and error logs. To start a new run press the “Go” button. Check the event number window and the rates.




Figure 25 CODA user interface (Run Control and Rocs)

#### 2.4.4 Data Quality Monitoring (DQM)


Aiming for a homogeneous monitoring environment across various applications related to the data taking with SVT, the Data Quality Monitoring (DQM) system is arranged. The primary goal is to ensure the quality of commissioning, calibration, and physics data collected in general data acquisition. The main requirement for DQM is maximum flexibility so it can be used at various stages of detector integration and commissioning interactively, e.g. update of histogram code on request.

Data Quality Monitoring is performed online and offline. While the online DQM is carried out to support the prompt reaction about the detector status based on a subset of data, the offline monitoring is done with some latency and has two main steps, which finally end up in data certification for physics analyses. In the first step a subset of data, the express stream, is reconstructed and monitored within about an hour. The goodness of run is examined in terms of the reconstruction software, calibration and alignment constants. Then the full dataset is reconstructed with better constants obtained in the previous step. Another offline monitoring sequence is performed when the data is reprocessed and re-reconstructed with new software releases.

Online DQM is implemented as a service (Java plugin module) and can be launched with:  
**clasrun@svtystem1> clas12-module**

The monitoring plugin is selected from the list of available plugins and opened by double click. The GUI (Figure 26) has several windows. On the left side the Central Vertex Tracker (CVT) detector view is shown in 2 projections, XY, and XZ. Two parts of the


tracker (SVT and Micromegas) are displayed. The SVT module is presented by two rectangles. They can be selected with a mouse click to choose the distributions related to the top or bottom side of the module.



**Figure 26** SVT Online DQM GUI


On the bottom side the data stream controls are placed. The data source can be chosen by pressing the “File” button to analyze the data file (in raw or decoded evio format) or by selecting the “Et” button to process events from the Event Transfer (ET) ring. Once the data source is selected the navigation buttons can be used to move between the events. The “>” button will move to the next event, the “<” will move to the previous event. By pressing the “>>” button the event processing cycle will start. It can be paused by “||” button. The delay between events in seconds can be set. The status line provides information about the number of events in the file and the current event number.

At the bottom of the detector view there are control buttons and menus to choose from a pre-defined sets of monitoring elements (histograms, plots, maps) what is shown on the canvas on the right side of the GUI.




**Figure 27** View of the SVT hits

The map of the SVT hits in the event can be displayed by selecting the “SVT Modules” menu button. The view (Figure 27) is divided into 4 regions and modules are displayed as black rectangles. The strips, which have signal, are shown as lines with color representing the side of the module where a hit was registered.



**Figure 28 View of the Micromegas hits**


Similar view for the Barrel Micromegas Tracker (BMT) can be displayed (Figure 28) by selecting the “BMT modules” button.



**Figure 29 Tracker map**


The maps of the tracker are shown on a “Map” tab (Figure 29). The map type can be selected with a drop down menu. In this view each bin on the map corresponds to one tracker channel. The map is used to check for dead/noisy channels and malfunctioning modules.

The noise occupancy data can be obtained from the VSCM scalers. This is done by the DiagGUI server, which takes a snapshot of the contents of the scalers for each channel. The “Scalers” button launches the processing of these data and displays the map of channel noise occupancy on the “Scalers” tab. An example of such map is shown in Figure 30. In the absence of LV and HV power on the module there won’t be any noise hits recorded and the bins corresponding to the chips of this module will be empty. If there is LV power but no bias voltage, the chips will have more noise hits (red color on the map).



**Figure 30 VSCM Scalers**

The sensor histograms can be shown on the “Sensor” tab (Figure 31) by choosing the histogram type with a drop down menu and selecting the sensor with a mouse click on the detector view.



**Figure 31 Sensor canvas**

Tracker maps display a color-coded view of all the SVT channels. Sensor histograms are used to view the performance of individual sensors. Statistics histograms used to view the summary of critical parameters of the modules. Summary histograms used to display the integrated performance of the whole detector over the processed data. The “Track Properties” histograms display the tracking performance of the SVT.

### 3 Information for Subsystem Experts

#### 3.1 Detector layout

The readout strips have a constant  $\varphi$  pitch of  $1/85^\circ$ . Such a layout reduces the dead area along the edge of the sensors, particularly important, because the modules, to reduce the radiation length seen by a particle's trajectory, do not overlap. As a consequence of the constant  $\varphi$  pitch, the layout of the strips is such that the strips pitch  $P(z, n, n+1)$  between the  $n$ -th and the  $(n+1)$ -th strip is a function of the  $z$  location and of the strip numbers  $n$  and  $n+1$ . The readout pitch of a module ranges from  $156 \mu\text{m}$  at the Hybrid sensor end to  $202 \mu\text{m}$  at the Far sensor end of the module. Because of the change in the pitch, the spatial resolution ranges from  $45 \mu\text{m}$  at the Hybrid sensor end to  $58 \mu\text{m}$  at the Far sensor end of the module. The  $r$ - $z$  position of tracks is determined by the stereo angle, which is  $3^\circ$  at the Hybrid sensor end and  $\sim 2^\circ$  at the Far sensor end (Figure 32).

The readout strips have graded angles—readout strip #1 is parallel to the longitudinal axis of the module, the  $z$  axis; the last readout strip, #256, has an angle of  $3^\circ$  with respect to the longitudinal axis of the module. The angle between any two consecutive readout strips increases by  $1/85$ th of a degree, a constant  $\varphi$  pitch—this approach minimizes dead areas on the sensor. Due to the constant  $\varphi$  pitch, the lengths of the readout strips of the modules vary from  $0.5 \text{ cm}$  to  $33 \text{ cm}$ . The intermediate strip pitch is  $0.078 \text{ mm}$  and the readout pitch is  $0.156 \text{ mm}$ . The strip-to-pitch ratio is  $0.256$  for all three types of sensors.




Figure 32 SVT sensor strip layout

#### 3.2 Module services

Module services provide power, cooling, and communication to all the SVT modules. The services connected to the SVT include: power supply cables, data and control cables, cooling pipes, and cables for monitoring humidity and temperature. Once all the services are attached, the cooling circuits are tested for blockages, and the modules are powered, their electrical circuits are read out, checked, and repaired as appropriate.

Regular maintenance of SVT services (PS, cables, electronics, gas, cooling etc.) will be performed by JLab trained personnel/expert on-call.

Major detector maintenance will be responsibility of SVT experts and Detector Support Group.

### 3.3 Cables and Connections

Checkout of the cable routing schemes of the signal readout with high and low voltages applied to the detectors and reading out electronic noise and currents on HV and LV lines is carried out with calibration signals injected channel-by-channel into the front-end electronics. This procedure identifies false signal cablings and faulty signal and power connections.

Chosen mapping of SVT data cables in the crates ensures uniform occupancy and data rate. Hardware module mapping for SVT VXS crates is shown in Figure 33–Figure 35. Crate controllers are placed in the slot 1, Signal Distribution (SD) modules – in slot 12, and Trigger Interface (TI) modules – in slot 21. All operations requiring disconnecting the cables must be performed on powered off crates following ESD protection rules.






Figure 33 Module map for SVT VXS crate #1




**Figure 34 Module map for SVT VXS crate #2**




**Figure 35 Module map for SVT VXS crate #3**

Hardware module mapping for MPOD crates is shown in Figure 36–Figure 40.




**Mpod Crate #1**  
**R1 LV and HV and R2 HV**

**Figure 36 Power Supply Module Layout for MPOD Crate #1**




**Mpod Crate #2**  
**R4 LV**

**Figure 37 Power Supply Module Layout for MPOD Crate #2**




**Mpod Crate # 3**  
**R3 LV**

**Figure 38 Power Supply Module Layout for MPOD Crate #3**



**Mpod Crate # 4**  
R2 LV and R3 HV


**Figure 39 Power Supply Module Layout for MPOD Crate #4**



**Mpod Crate # 5**  
R4 LV and HV

**Figure 40 Power Supply Module Layout for MPOD Crate #5**

Module layout for SVT slow controls VME crate is shown in Figure 41.



**Figure 41 Module Layout for VME Slow Controls Crate**

Patch panel block layout and connection mapping is shown in Figure 42Figure 44.




Figure 42 Patch Panel Block Layout




Figure 43 Patch Panel Blocks 1-18, except there are no T1/T2 connections (HFCBs) on blocks 7-18.





Figure 44 Patch Panel Block 19.

### **3.4 Cooling system**

The front-end chips of the SVT modules have to be cooled to ensure normal operating conditions. Testing individual modules is done in the light-tight carrier boxes (Figure 45) with embedded heat sinks to which the modules are thermally coupled through the cooling contact surfaces. The chip temperatures, measured by sensors mounted on the electronics hybrid of the module, are monitored continuously. With passive cooling the modules have HV bias currents on the order of 0.4  $\mu\text{A}$  at 85 V.



**Figure 45 SVT module storage box**

The SVT barrel requires a cooling system to keep the silicon sensors at a low temperature and to remove the heat produced in the readout electronics. Upper limits on the heat loads of the different heat sources in the SVT are calculated. Each module produces about 2 W of heat from the readout chips and up to 1 W due to the leakage current in the silicon sensors. This cannot be dissipated passively from the small SVT volume so active cooling is necessary.


The drip pans with plastic tubes are installed on the bottom of the SVT Faraday Cages.

### **3.5 Nitrogen purging system**

The gas flow is monitored by the slow control system. There are interlocks on gas flow and dew point. Dew point is calculated based on readings of multiple temperature and humidity sensors located inside and outside of the barrel.

### **3.6 SVT Alarm Handler**

The alarm handler has built in logic algorithms, which are based on the fault charts. An example of the fault chart is presented in Figure 46.




**Figure 46 MPOD HV fault chart**

Alarm handler logs are stored in the following directory:

/cs/dvlhome/apps/h/HallBSVTAlarms/dvl/output/

Interlock settings can be set by pressing on the “A” button for corresponding parameter. In the pop-up menu the software limits for warning (MINOR) and trip (MAJOR) state can be entered (Figure 47). Current value of the monitored parameter is displayed in the top right corner on the color-coded indicator.



**Figure 47 Alarm settings GUI**

Restoring the software IOC configuration can be done following the procedure described in Section 2.3.7. On the IOC Restore GUI (Figure 18) press “R” button for the corresponding IOC. On the pop-up menu (Figure 48) choose desired restoration point by entering the time and date. The closest saved configuration will be displayed and the stored values can be compared with the current settings by pressing the “Compare” button.




Figure 48 IOC Configuration Restore GUI

### 3.7 SVT DAQ

SVT DAQ consists of 3 VXS crates (one crate controls regions 1 and 2) with embedded crate controllers, readout cards, Signal Distribution (SD) cards, and Trigger Interface cards (TI). Modules are read out with VME Silicon Controller Module (VSCM) card (Figure 49), each card handles two SVT modules. Data acquisition is done with CLAS12 CODA system.



Figure 49. SVT readout VSCM module with two data cables in the VME crate.

## 4 SVT operation during tracker integration and commissioning

SVT assembly and commissioning is carried out at JLAB in the clean room in the EEL building. An important part of the commissioning is the exercise of the electrical functionality of the modules, by running appropriate tests to check continued operation.

The power cable connections for the assembly are the same as for the final system. Using the final power supplies requires the use of the appropriate connectors. The noise behavior of the barrel during assembly is directly comparable to the final system.

Noise figures are expected to provide a reasonable indication of performance in Hall B.

Power supply currents and voltages are checked and the data path is checked using an analysis based on the raw data.

## 4.1 SVT Calibration

The front-end electronics has a built-in calibration facility, which allows charge pulses to be injected into the front end of the amplification stage upon request from the SVT Control System. The quantity of charge, the timing of the charge pulse and the sub-set of channels pulsed can be controlled by commands to the front-end chips.

With the binary readout architecture, the principal calibration procedure is to either vary the amplitude of the injected charge with fixed threshold or to vary the threshold with fixed amounts of injected charge. For each calibration pulse, the resulting status of the comparator (either hit or no-hit) is recorded. Result of one of these scans plotting detection efficiency as a function of threshold for a fixed input charge. The “S” curve response is typical showing 100% efficiency at low threshold and falling away to 0% efficiency at very high threshold. The point where this response crosses 50% locates the mean value of the injected charge distribution. The width of the transition region (from 100% to 0%) measures the width of the distribution of charge measured at the comparator. For the case of calibration pulses of fixed amplitude, this distribution is, in fact, the composite noise of the readout system. A quick scan of each channel provides an easy measure of the overall gain of the analogue section (i.e. the 50% point) and the noise. Since the charge is injected at the very front of the readout stage and propagated through the entire chain, these calibration procedures provide an excellent diagnostic for the entire readout system.

The full calibration procedure will scan the threshold for a series of calibration pulses on each channel and collect the data. A quick fit of an error function to the “S” curve for each channel will produce the mean pulse amplitude and the standard deviation of the noise for that channel. These two values will then be stored in the historical trend charts for each channel and compared against allowed statistical limits.

The main function of the SVT DAQ during calibration is to produce occupancy histograms for analysis by the higher-level SVT DAQ software, known as scans.

The standard scan provides a histogram of the occupancy on a module as the threshold is varied.

SVT calibration scan takes about 20 minutes and is done with a terminal command:

**clasrun@svt<sub>system1</sub>> calibration**


During this scan the calibration of the SVT modules connected to the upper VSCM channels is performed first, then the modules connected to the lower channels are calibrated. The scan will produce the ASCII calibration files, one file for each chip. The directory in which these files are created is automatically created and is named by the time stamp when the scan started.

The calibration suite is launched with a command:

**clasrun@svt<sub>system1</sub>> java -jar svtcalibration.jar**


The calibration GUI will be opened and the directory containing the calibration files can be selected for processing from the menu. The processing of the calibration files takes 5-

10 min depending on the CPU. When the analysis is done, the results of the SVT calibration will be presented in summary plots by pressing the “SVT” button. The calibration GUI (Figure 50) has several windows. On the left side the detector view is shown. It displays the layout of the SVT modules in the barrel in 4 regions. Each module is represented by 4 rectangles according to the number of readout chips. Each chip can be selected with a mouse click and the corresponding plots will be displayed on the histogram canvas.



**Figure 50** SVT Calibration GUI

The histogram canvas contains several pads filled with individual histograms or plots. The SVT summary histograms show distributions for the mean chip Equivalent Noise Charge (ENC), SVT channel ENC, mean chip gain and channel gain. The mean chip ENC has two peaks corresponding to even (U2, U4) and odd (U1, U3) chips. Even chips have lower mean noise due to presence of the shorter strips.




**Figure 51** Summary Channel Equivalent Noise Charge Plot

Channel ENC distribution (Figure 51) has a main peak corresponding to the full-length strips with mean around 1600 e, and a shoulder on the left side corresponding to the channels with shorter strips. The gain distributions are centered on  $\sim 85$  mV/fC.

Detector	Sector	Layer	Channel	Chip	ENC1, e	ENC2, e	ENC3, e	Gain, mV/fC
BST	3	22	0	2.0	1681.0	1508.0	1699.0	81.0
BST	3	22	1	2.0	1695.0	1586.0	1659.0	81.0
BST	3	22	2	2.0	1679.0	1602.0	1675.0	81.0
BST	3	22	3	2.0	1679.0	1583.0	1652.0	81.0
BST	3	22	4	2.0	1681.0	1650.0	1686.0	80.0
BST	3	22	5	2.0	1663.0	1634.0	1641.0	81.0
BST	3	22	6	2.0	1689.0	1607.0	1668.0	81.0
BST	3	22	7	2.0	1650.0	1562.0	1633.0	81.0
BST	3	22	8	2.0	1650.0	1496.0	1651.0	83.0
BST	3	22	9	2.0	1665.0	1599.0	1640.0	83.0
BST	3	22	10	2.0	1642.0	1469.0	1655.0	82.0
BST	3	22	11	2.0	1649.0	1556.0	1609.0	82.0
BST	3	22	12	2.0	1640.0	1539.0	1611.0	84.0
BST	3	22	13	2.0	1642.0	1465.0	1638.0	83.0
BST	3	22	14	2.0	1676.0	1489.0	1642.0	83.0
BST	3	22	15	2.0	1617.0	1545.0	1582.0	83.0
BST	3	22	16	2.0	1629.0	1483.0	1629.0	84.0
BST	3	22	17	2.0	1631.0	1561.0	1586.0	84.0
BST	3	22	18	2.0	1603.0	1460.0	1637.0	83.0


**Figure 52 Channel Calibration Table**

At the bottom of the histogram canvas there is a channel summary table (Figure 52). Each line corresponds to a single SVT readout channel (strip). The columns contain numbers for the channel location, ENC for 3 calibration amplitudes, and the channel gain. The channel occupancy and response curve plots (Figure 53) can be shown by mouse clicking on the line in the table. The occupancy scans are fit with error function. The parameter p3 corresponds to the Gaussian sigma of channel noise (in DAC counts). The parameter p2 corresponds to the amplitude of injected calibration charge. The response curve is fit with a line. The slope of this line corresponds to the channel gain in mV/fC, the parameter p0 provides the offset in mV.




**Figure 53 Channel calibration plots**

Chip level plots can be displayed by selecting a chip in the detector view on the left side. There are 6 pads (Figure 54) in this canvas: ENC vs. channel plot, gain vs. channel plot, gain dispersion histogram, threshold dispersion histogram, offset vs. channel plot, and  $V_{t50}$  vs. channel plot.



**Figure 54 Chip calibration plots for U1/U3**

ENC vs. channel plot for U2/U4 (Figure 56) has a slope starting at the channel 50 when the length of the strips starts to drop.



**Figure 55 Chip calibration plots for U2/U4**

The summary plots for the individual SVT layers (Figure 56) can be displayed by pressing the one of the layer buttons (i.e. “L1”).

The summary plots for the individual SVT regions (Figure 57) can be displayed by pressing the one of the region buttons (i.e. “R1”).

These canvases have the same distributions as in the SVT summary view.




Figure 56 SVT Layer calibration plots




Figure 57 SVT region calibration plots

Table in Figure 58 lists the SVT calibration data stored in the CLAS12 CCDB.

ID	No of entries	Unit	Type	CCDB	Comment
CHANNEL_STATUS	33792	N/A	BYTE	yes	0: good, 1: open, 2: noisy, 3: masked
CHIP_ADC_THRESHOLDS	2112	DAC	INT	yes	set ADC bins, 8 thresholds per chip
CHANNEL_GAIN	33792	mV/fC	FLOAT	no	
CHANNEL_ENC	33792	electrons	FLOAT	no	
CHANNEL_OFFSET	33792	mV	FLOAT	no	
CHANNEL_VT50	33792	mV	FLOAT	no	
CHIP_GAIN_DISPERSION	264	mV/fC	FLOAT	no	
CHIP_THRESHOLD_DISPERSION	264	electrons	FLOAT	no	
CHIP_GAIN_MODE	1	N/A	BYTE	no	0: low (default), 1: high
CHIP_BLR_MODE	1	N/A	BYTE	no	0: off, 1: on (default)
CHIP_SHAPER_TIME	1	ns	INT	no	default: 125 ns
CHIP_BCO_TIME	1	ns	INT	no	default 128 ns

Figure 58 SVT calibration data stored in the CCDB

## 4.2 General procedures for SVT module services

Here are the general procedures to turn ON and OFF module services:

Turning the SVT system ON:

- Turn on the slow controls VME crate (if it is in powered off state)
- Start EPICS detector control and safety system
- Check the gas flow in CLAS CSS, the flow should be within 1-3 lpm. Monitor the flow and detector ambient conditions (detector internal humidity should be less than 30%).
- Turn on the DAQ VXS crates (if they are in power off state), check the crate status displays
- Turn on the MPOD crates, (if they are in power off state), check the status displays
- Turn on the chiller, check for leaks and coolant level
- Turn on the SVT module LV (analog and digital, see below), check the PS status
- Turn on the sensor bias (HV), check for PS status (voltages, currents)

Turning the SVT system OFF:

- Turn off HV
- Turn off LV
- Turn off the chiller, monitor detector ambient conditions
- Turn off gas purging system (during normal operation in the Hall gas purging system is always ON)
- Turn off MPOD crates (if crate maintenance is required, during normal operation crates are always ON)
- Turn off VXS crates (if crate maintenance is required, during normal operation crates are always ON)
- Turn off slow controls VME crate (if crate maintenance is required, during normal operation crate is always ON)

### **4.3 SVT operation during commissioning with cosmic rays**

The SVT is tested with cosmic rays to test performance, measure efficiencies, and collect alignment dataset. Cosmic rays are triggered using the coincident signals from the signal distribution boards in the VXS crates. The resultant hit data are transferred by the SVT DAQ, written to disk, and analyzed offline. As well as using the cosmic trigger, noise data are recorded in physics mode under a variety of test conditions, using fixed frequency or random triggers.

To time-in the SVT with the cosmic trigger, the modules' relative timings are calculated from known differences in cable lengths. The global delay is determined using dedicated monitoring histograms which record, as a function of the global delay, the number of coincident hits on neighboring chips on opposing sides of each module. After timing-in, hits from cosmic rays traversing the SVT can be observed on the online event display.

Steps to take a cosmic run:

- Start EDM (edmRun)

- Launch SVT menu GUIs (SVT/mainMenu)
- Set the SVT operating temperature via the SVT chiller controls
- Monitor the SVT temperatures, humidity, and dew points
- Control and monitor nitrogen purging system
- Turn ON/OFF LV and monitor LV currents
- Turn ON/OFF HV and monitor sensor leakage currents
- Run module calibration scans if needed (“calibration”)
- Start CODA (“runcontrol –rocs”)
  - connect
  - configure
  - download (select the trigger configuration file)
  - prestart
  - start cosmic data run (go)
- Monitor the trigger and data rate
- End run

## 5 SVT operations during tracker integration and commissioning in Hall B

### 5.1 *Transportation requirements*

Because of the delicacy of the silicon modules, it is required that the SVT be transported to Hall B in an air-sprung, temperature-controlled, humidity-controlled thermal screen mounted on a truck. The acceleration experienced by the transport box is required to be less than 3 g (where g is the acceleration due to gravity) to avoid damage to the silicon modules and shaking loose connectors. The tilt is required to be less than 10°. The temperature is required to be  $20 \pm 3^\circ\text{C}$  to avoid thermal stresses and the humidity kept at around 40% and certainly less than 70% to avoid condensation forming on the modules.

### 5.2 *Tracker integration tests*

The testing during tracker integration in Hall B is focused on checking the integrity of the service connections, performance of the cooling, and then verifying that the additional components did not cause deterioration in the SVT electrical performance. This latter part of the testing is crucial in demonstrating that whole SVT system design is robust with respect to inter-module pick-up and external interferences. No significant differences should be seen compared to the results from the testing of the SVT in the assembly clean room.

Before transportation to Hall B, the SVT is integrated with Micromegas. Further tests, including combined SVT/Micromegas cosmic ray studies, will then be performed in Hall B during detector integration and commissioning. These are the first large-scale tests of the SVT DAQ in physics mode. Several millions of physics-mode events are recorded in the synchronous operation of all SVT modules during the commissioning. In the noise

tests, the occupancies obtained should not be significantly different from those found for tests made on the SVT before integration. No significant change in noise occupancy should be observed when running concurrently with Micromegas, when running at different trigger rates, or for synchronous versus asynchronous triggering. The data and control cable connections are monitored by the DAQ and the remainder are controlled and monitored by the DCS.

## 6 Module quality assurance measurements

For testing the SVT modules, a series of tests are planned. The goal of the performance tests is to check the functionality of each of the modules. These tests include measurements of:

- **Sensor current:** Check that the sensor behaves like a diode and can be fully depleted. The maximum allowed leakage current is  $10 \text{ nA/cm}^2$  ( $470 \text{ nA}$  per sensor).
- **Analog functionality of the module electronics:** Test the readout of the strips and ensure that at least 99% of all silicon strips can be read out and the noise on the strips agrees with the expected value for that module.
- **Digital functionality of the module electronics:** Check that the data can be read out by the data acquisition system. In addition, the channel masking and chip basic functionality is tested.
- **Final commissioning:** After installation in Hall B, the SVT is tested to check that no problems have occurred during installation of the detector and to test the connections with the readout systems in the services caverns. A series of physics runs are performed with and without the beam and magnetic field.

At each of these stages, the tests for the module performance are repeated. Tests at later stages are aimed at finding problems with data acquisition and services, such as the power supplies and cables, and ensuring that no common mode noise was added to the system due to grounding/shielding problems.

With the SVT in its final position in the CLAS12 detector, all the modules are re-tested with the actual services that are used to operate the SVT during data taking.

### 6.1 Digital tests

The digital tests check functionality of the digital part of the FSSR2 chips on the module and the ability to read out data from the module. All the tests are based on measuring the occupancy of each channel while varying a specific setting in the chip configuration. The correct cabling has to be verified before the digital tests take place, as problems with the module communication would lead to test failures.

#### 6.1.1 Module communication

When first powered, basic communication is confirmed when the SVT modules write to the chip registers and read back the response. The front-end electronics is set up to return the contents of their configuration registers, so a known bit pattern can be expected. A hard-reset test checks the initialization of the modules. Once the module has been

checked for basic power and readout functionality, the electrical performance can be tested.

### 6.1.2 Channel masking

The readout chips of the modules apply a mask to the measured hits on all the strips. A channel that is masked always returns “0”. Masking is necessary for strip channels with high noise, as unmasked noisy channels add fake hits and increase the amount of data that has to be read out.

To check the capability of the chips to turn a mask on and turn a mask off all the channels on the chips, the trigger occupancy is measured using different settings of the mask register. During the test, the output is set such that any channel which is not masked returns a signal corresponding to “1”. The test starts with a mask register where all channels are unmasked. For each consecutive mask register in the test, one more channel on each chip is masked, until all channels are masked at the final mask register. The result of this test is a 2D projection of a 3D histogram, where the shade of color indicates the trigger occupancy as a function of the channel number and the mask register.

If there is a channel that will need to be masked due to high noise, which also had a masking defect, it will have to be masked offline.

### 6.1.3 Front-end calibration


The binary threshold must be set so that a channel can reliably distinguish between the signal and noise. This means that the response to different signals must be known and the noise must be low enough to be cut out. The testing of SVT modules is a check of their calibration and performance and also of the test system itself. The key to the characterization of the modules lies in reconstructing the analog response of the modules from the binary readout by first setting the optimal chip parameters for the charge injection, then injecting a set of charges into the front-end, and scanning through the threshold to map out the response curve. A full test sequence contains procedures that verify the digital performance of the chips. These exercise and test the channel mask registers and chip logic.

## 6.2 Analog tests

In the analog stage, the signal induced in the strip is amplified, shaped, and discriminated using a threshold setting. There are physics-driven requirements for efficiency of 99% per strip (low false negatives) and noise occupancy of  $10^{-3}$  (low false positives) at the nominal threshold. For data taking, the default setting of the threshold is chosen such that it corresponds to the output signal as created by an input signal equivalent to about 1 fC charge induced on the strip. A signal of 1 fC is well above the expected noise, and well below the average induced charge from the passage of a charge particle. To find the threshold corresponding to 1 fC, the analog response needs to be reconstructed for each channel. The loss of information from the binary readout system implies that the threshold set on a chip must have a well-known correspondence to the charge deposited in the detector. There is also a need for the threshold charge to be the same across the channels in a detector - if different channels responded differently to deposition of the nominal threshold charge, the track-finding algorithms would be biased by the potential


extra hits. Any spread in the response among the different channels of a chip results in a spread of the efficiency and noise occupancy, which degrades effective performance. This leads to a requirement that the channel-to-channel variations in threshold and noise are kept to a minimum.

The FSSR2 has a Base Line Restoration (BLR) circuit which can be turned on and off with BLR parameter. Typical pulse shape after the BLR is shown in Figure 59. To meet the specifications, the threshold dispersion of the FSSR2 chip has to be within 500 e for BLR ON setting (800 e for BLR OFF). A goal of the binary readout architecture is to keep the threshold spread negligible compared to the noise value for a full strip length. A comparison of the noise of 2000 electrons for 33 cm strips with the threshold spread of 500 electrons demonstrates that the threshold spread is negligible compared to noise and if such, it will not affect neither the efficiency nor the noise occupancy.



**Figure 59 Single channel analog output pulse measured after the Base Line Restore circuit.**

The active part of the SVT module is the silicon detector. It reacts to ionizing particles that pass through, generating a charge that is discriminated by the chips on the hybrid. The detector medium is a silicon crystal. The 320  $\mu\text{m}$  substrate is over-doped n<sup>+</sup>, covered with a thick layer of lightly doped n-type silicon. Strips of p<sup>+</sup> silicon at the surface are covered with aluminum tracks, which conduct the charge to the electrical read-out. A voltage around 80V is applied to the backplane, which fully depletes the n-type region and allows the collection of a minimum of  $\sim 2.4 \times 10^4$  electron-hole pairs, for a normally incident minimum-ionizing particle (MIP).



**Figure 60. Example of the chip threshold dispersion measurement.**

Measuring the analog response signal on the strips allows the determination of the input noise of the strips. One of the requirements of the silicon sensors is that the noise on the strips does not exceed 2000 electrons, which will guarantee noise occupancy on the silicon strips of less than  $10^{-3}$ . The measurement of the input noise is also used to determine the total number of usable channels in the SVT, which is required to be greater than 99%. There is an allowance for bad channels during production. This is specified to be 1%, or five channels per module. As several bad channels in a row would reduce the sensitivity to multiple hits, a limit of four consecutive bad channels is applied.

### 6.2.1 Reconstruction of the analog strip response

Since the SVT modules are designed with a binary readout system, the analog channel response cannot be measured directly. Instead, the analog response is reconstructed by injecting a calibration charge on the channel and measuring the corresponding occupancy over a range of threshold values. The calibration charge is produced by the charge injection circuitry of the readout chip.


The injected charge is shaped and amplified in the analog circuitry to form an output signal. The discriminator threshold determines whether or not the output signal corresponded to a hit. The probability that the injected charge produces a hit depends on the setting of the discriminator threshold. The average hit probability is measured by repeating the process of injecting charges and counting the fraction of readout triggers that produced a hit. This measurement is repeated over a range of threshold settings to produce an occupancy plot. The occupancy plot represents the probability  $p$  that a channel registers a hit at certain threshold voltage  $V_{thr}$ , given by:

$$p(V_{thr}) = \int_{V_{thr}}^{\infty} f(s)ds$$

where  $f(s)$  is the probability distribution function that gives the chance of measuring a signal with a signal height  $s$ . The signal height distribution is assumed to be Gaussian:


$$f(s) = \frac{1}{\sigma_s \sqrt{2\pi}} e^{-(s-\mu_s)^2/2\sigma_s^2}$$

where  $\mu_s$  is the mean signal height and the width of the Gaussian  $\sigma_s$  is the RMS noise of the signal. In between the high and low threshold regions, the occupancy curve is described by an error function, or S-curve (see figure 3), which can be fitted to the occupancy histogram for each channel, producing a mean value (discriminator threshold) and standard deviation (noise). Recording about 1000 events per threshold setting allows the appropriate mean and sigma to be extracted. By fitting the S-curve, the data acquisition software can determine the ENC of the module. Problem channels, such as where the fit fails, are tagged with defects and the generated data are placed in the database.



**Figure 61.** Typical example of an S-curve (red dots) as measured on SVT channel. The corresponding erfc fit (blue line) and signal response shape (green) as a function of signal height are also presented.

During the analog tests, S-curves are measured for all the chip channels over a range of values for the injected charge (Figure 61, Figure 62). The threshold setting at which the probability of getting a hit is 50%, corresponding to  $\mu_s$ , is **defined as the  $V_{t50}$ -point**. The value of the  $V_{t50}$ -point for each channel should increase linearly with the value of the injected charge, while the output noise,  $\sigma_s$ , is expected to be approximately constant as a function of charge. In practice, the output noise of each channel on the module is determined as the value of  $\sigma_s$  from the S-curve, obtained with a 3 fC input charge. The scans with no charge injection are also part of the module characterization sequence.



**Figure 62.** S-curve (red dots) measured with a fixed hit/no hit discriminator threshold and varying the amplitude of the injected calibration pulse. The corresponding erf fit (blue line) and signal response shape (green) as a function of signal height are also presented.

## 6.2.2 Noise and gain measurement

The S-curves that are measured for each SVT channel determine the output noise on the signal. By measuring the gain of the analog signal amplification, the input noise of each channel can be determined. The input noise can be used to identify several channel defects and helps to determine if the module is properly biased.

**Response Curve:** performs a 10-point gain scan. These data are then used to generate a response function, which maps injected charge to discriminator threshold (Figure 63).

**Three Point Gain Test:** the gain is determined for each chip by measuring S-curves at three different values of the injected charge: 3 fC, 4 fC, and 5 fC. One thousand events are sent for each bin and the range of threshold values is chosen according to the size of the injection charge. The gain (in mV/fC) then follows from the slope of a linear fit to the three  $V_{t50}$ -points as shown in Figure 64. It is used to measure the noise of a module and the similarity of response across the channels of a module. The output noise of each channel divided by the gain-factor of the chip results in the measured value of the input noise.





Figure 63. Response curve of the FSSR2 channel. Data (red) are fitted with a function (black) and gain is calculated at every point (green). Charge corresponding to the MIP is also shown.


Similar to the chip gain, to measure the channel gain, for each channel, a straight line is fitted to the mean and sigma parameters from the three scans in the test. The gradient of the slope represents the gain of the front-end amplifier at this point. This is used to translate the noise recorded at the output of the amplifier to that seen on the input. The onset of the straight-line fit is also recorded. Channels with too much noise are tagged as defective.



**Figure 64.** Example of fit to determine gain (in mV/fC) from measurements of the  $V_{t50}$ -points at four different values of the input charge. The  $V_{t50}$ -points represent the average value for all channels on the readout chip.


A summary of this data is recorded which includes the mean values per chip of the gain, offset, output noise, and input noise. Also recorded are the parameters for each chip of the straight line fit. During the calibration, a dedicated controller monitors the test results and when they are available, updates the configuration with the response curve parameters and masks channels that were recorded as defective.

One of the largest contributions to gain variation in the readout system is the chip-to-chip variation of gain. Changes in the chip LV or environmental temperature can also affect the gain of the readout channel. The response of all detector channels can be further equalized during offline reconstruction by correcting the signal magnitude by the normalization factor. This procedure will be verified in further studies due to low granularity (3 bit) of FSSR2 Flash ADCs. Figure 65 shows the calibration plot for the flash ADC. Figure 66 shows gain dispersion in one of the chips of the module.



**Figure 65.** Flash ADC calibration.

The Calibration Client Graphical User Interface (GUI) monitors all of the information and stores and displays a view of selected data, for instance the noise figures for all of the connected modules, in a color-coded diagram.



**Figure 66.** Example of the channel gain dispersion measurement.


From the measurement of the input noise, several channel defects can be identified. The main channel defects are defined as:

- **Dead:** measured input noise = 0, no hits are measured at any threshold for any injected charge.
- **Un-bonded:** measured input noise is < 800 e, most likely as a result of a broken bond between the FSSR2 and the first silicon strip sensor or the pitch adapter.
- **Partially bonded:** measured input noise is < 1500 e, a result of a broken bond between the daisy-chained silicon sensors (the threshold depends on the strip length of the tested channel).
- **Noisy:** the input noise is greater than 1.15 times the average input noise of all channels on the same chip.
- **Hot:** the input noise is greater than 1.25 times the average input noise of all channels on the same chip (the thresholds are defined experimentally).

The assumptions made for the input noise of partially bonded and un-bonded channels are based on the fact that the capacitive load on the channel is decreased when the silicon strip sensor is removed from the readout chain, resulting in a lower noise contribution, typically around 1000–1500 e.

The input noise also depends on the temperature of the silicon. The sensor temperature typically varies between modules and depends on the settings of the cooling used during the test. In the region of module temperatures during the assembly tests, the temperature dependence of the input noise can be approximated by a linear function. The slopes of the straight-line fits can be used to apply a temperature correction to the average measured input noise on each module, so that all results for the input noise correspond to a hybrid temperature of 25°C.

**Noise Occupancy Test:** one scan (occupancy histogram, see Figure 67) with no charge injection to find the noise value. This probes the tail of the noise distribution, which can show effects, which are masked by the higher occupancy at low thresholds. It also provides a crosscheck of the noise value obtained from the response curve measurement.



**Figure 67. Channel noise occupancy vs. DAC hit/no-hit threshold (in DAC bins, One DAC bin corresponds to 3.5 mV).**

It is important to ensure that the input noise of the modules does not increase with services successively added to the system, as that would indicate problems in the grounding scheme and common-mode noise has been introduced into the system.


#### 6.2.2.1 Calibration of the detector channel noise

The noise and threshold dispersion constants for each individual detector channel must be measured, as these values are used by the zero-suppression algorithms implemented in the core logic of the FSSR2 and by calibration procedures to identify defective channels. Noise is measured using external, low frequency calibration charge injected in the absence of signal. Longer silicon strips have higher capacitance and thus a higher expected value for the input noise. Noise calibration should account for the different strip lengths and pitch adapter layouts that affect the input capacitance of the preamplifier. Threshold dispersion is defined to be the standard deviation of the distribution of means obtained from the parameters of the complementary Erf fit as described in section 6.2.1. Fitting the mean noise versus silicon strip length, the following parameterization is obtained:

$$\text{Noise (e)} = A + B \times \text{length (cm)},$$

which should be compatible with the measurements performed during the SVT integration period, prior to installation.

Figure 68 shows examples of the input noise measured for the 256 channels of the top side of the pre-production module. One can notice the channels with open inputs and noisy strips. These defects are identified during module QA procedure.



**Figure 68.** Example of the input noise measured on the top side of the SVT module. First readout chip (top plot) is connected to the longest strips ( $\sim 33$  cm) while part of the second chip (bottom plot) is wire bonded to the shorter strips due to variable pitch design of the sensors.

The average noise in these two chips is below 1700 electrons which is typical value for the module. The expected value of the input noise depends on the length of the silicon strips as shown in Figure 69.

The individual sources of noise on the detector module can be identified and measured by plotting the ratio of the minimum to the median noise value for each FSSR2. The ratio takes advantage of the fact that broken wire bonds on the detector modules effectively reduce the input capacitance to individual channels of the FSSR2 chips. Broken wire bonds can occur between (in ascending order of capacitance): the FSSR2 and pitch adapter, the pitch adapter and silicon sensor, and between the sensors. Fitting to these populations, corresponding to the previous broken wire configurations provides an estimate of different noise contributions.




Figure 69. Input noise versus strip length showing the straight line fit as expected from the linear dependence of the channel noise on the preamplifier capacitive load.

### 6.2.3 Defective channels results

CLAS note 2010-16, CLAS12 Silicon Vertex Tracker Quality Assurance / Quality Control.

Commissioning the CLAS12 Experimental Equipment, v2, Sep 2011

SVT Technical Design Report

<http://clasweb.jlab.org/clas12offline/docs/html/svt/introduction.html>

[https://clasweb.jlab.org/wiki/index.php/Clas12\\_SVT](https://clasweb.jlab.org/wiki/index.php/Clas12_SVT)

<https://userweb.jlab.org/~gotra/svt/doc/TDR4.pdf>

<a href="https://userweb.jlab.org/~gotra/svt/doc/commissioning\_svt\_1.2