



A



B


CLKBTD\_N RD49 CLKBTD\_P


C




D

Clock Distribution		
Size	Number	Revision
B	18	
Date:	3/5/2014	Sheet of
File:	C:\pcb\VETROC\ClockDistr.SchDoc	Drawn By: GU







Here, it is marked as FPxN, N=1,2,...24. The corresponding front end output is 23, 22, ..., 0



Title		Input#C, #D	
Size	Number		
B	8	Revision	
Date:	3/5/2014	Sheet of	
File:	C:\pbh\VE\TROC\FP\in B.SchDoc	Drawn By:	GU




1 2 3 4 5 6





This page: RP# (Resistor for Power Supplies)  
RT#: input termination resistors  
RD#, RE#: Pull-down resistors for LVPECL drivers  
RB#: backplane (esp. VME) resistors  
RC#: resistor/capacitor for input selection

-5V: CA#	+1.8V: CE#
+1.0V: CB#	+2.5V: CF#
+1.2V: CC#	+3.3V: CG#
+3.3V: CD#	+5V: CH#














Connector: +5VME, +12VME, -12VME, V3IN









Title		<b>Power source</b>	
Size	Number		
B	<b>I</b>		
Date:	3/5/2014	Sheet of	
File:	<a href="C:\web\VETROC\PowerSource.SchDoc">C:\web\VETROC\PowerSource.SchDoc</a>		
	Drawn By:	GU	

### Discrete logic to load the VPROM in emergency








Title VME P


Size B	Number <u>3</u>	Revision
Date: 3/5/2014	Sheet of	
File: C:\pcb\VETROC\VmePI.SchDoc	Drawn By: <u>GU</u>	




22uF Title VME P1 extraBuffer

Size	Number	Revision
B	4	
Date:	3/5/2014	Sheet of
File:	C:\pcb\VTROCK\vmep1\extra.SchDoc	Drawn By: GU


A



B








Title: VME P2		
Size	Number	Revision
B	5	
Date:	3/5/2014	Sheet of 5
File:	C:\pcb\VETROC\VmeP2.SchDoc	Drawn By: GU



XNLX-XC7A200T-XNlx-FFG1156

Title		FPGA Ground	
Size	Number	Revision	
B	10		
Date:	3/5/2014	Sheet of	
File:	C:\pcb\VETROC\XC7A1156Gnd.SchDoc	Drawn By:	GU








FPGA #A #B inputs and generic inputs		
Size	Number	Revision
B	15	
Date:	3/5/2014	Sheet of
File:	C:\web\ETROXCXC7A1156InAB.SchDoc	Drawn By: GU

U30A	
A	IO_0_12 IO_L1P_T0_12 IO_LIN_T0_12 IO_L2P_T0_12 IO_L2N_T0_12 IO_L3P_T0_DQS_12 IO_L3N_T0_DQS_12 IO_L4P_T0_12 IO_L4N_T0_12 IO_L5P_T0_12 IO_L5N_T0_12 IO_L6P_T0_12 IO_L6N_T0_VREF_12 IO_L7P_T1_12 IO_L7N_T1_12 IO_L8P_T1_12 IO_L8N_T1_12 IO_L9P_T1_DQS_12 IO_L9N_T1_DQS_12 IO_L10P_T1_12 IO_L10N_T1_12 IO_L11P_T1_SRCC_12 IO_L11N_T1_SRCC_12 IO_L12P_T1_MRCC_12 IO_L12N_T1_MRCC_12 IO_L13P_T1_MRCC_12 IO_L13N_T1_MRCC_12 IO_L14P_T1_SRCC_12 IO_L14N_T1_SRCC_12 IO_L15P_T2_DQS_12 IO_L15N_T2_DQS_12 IO_L16P_T2_12 IO_L16N_T2_12 IO_L17P_T2_12 IO_L17N_T2_12 IO_L18P_T2_12 IO_L18N_T2_12 IO_L19P_T2_12 IO_L19N_T2_VREF_12 IO_L20P_T2_12 IO_L20N_T2_12 IO_L21P_T3_DQS_12 IO_L21N_T3_DQS_12 IO_L22P_T3_12 IO_L22N_T3_12 IO_L23P_T3_12 IO_L23N_T3_12 IO_L24P_T3_12 IO_L24N_T3_12 IO_25_12
B	AJ24 LEDA4 AJ34 FP7ID1 AJ34 FPCIN3 AJ33 FP DIN32 AJ34 FP DIN16 AJ34 FPCIN5 AP33 FPCIN9 AP33 FPCIN29 AJ33 FPCIN1 AJ33 FPCIN7 AJ33 FPCIN11 AJ32 FPCIN27 AJ32 FPCIN25 AJ31 FPCIN31 AJ32 FPCIN23 AJ31 FPCIN21 AJ32 FPCIN13 AJ32 FPCIN22 AJ31 FPCIN12 AJ31 FPCIN15 AP31 FIBERICK AJ29 FPCIN14 AK30 FPCIN20 AJ30 FPCIN19 AJ30 FPCIN17 AJ30 FPCIN12 AJ28 LEDA5 AJ29 TIAMSSEL AJ28 FP DIN23 AJ28 FPCIN18 AJ29 FPCIN40 AJ29 FIBER RST AJ29 FIBER DATA AJ28 FIBER KB AJ28 FIBER KB AJ28 AJ27 FPCIN6 AJ27 FPCIN16 AJ25 FPCIN30 AJ25 FPCIN4 AJ26 FPCIN2 AJ26 FPCIN26 AJ26 LEDA2 AJ26 MOD INTB AJ27 LEDA1 AJ27 MOD PRSTB AJ27 MOD PRSTB AJ25 FPCIN8 AJ25 FPCIN24 AJ25 MOD INTA AJ26 MOD PRSTA AJ24 FPCIN10
C	XNLX-XC7A200T-XNLX-FFG1156


U30B	
A	IO_0_13 IO_L1P_T0_13 IO_LIN_T0_13 IO_L2P_T0_13 IO_L2N_T0_13 IO_L3P_T0_DQS_13 IO_L3N_T0_DQS_13 IO_L4P_T0_13 IO_L4N_T0_13 IO_L5P_T0_13 IO_L5N_T0_13 IO_L6P_T0_13 IO_L6N_T0_VREF_13 IO_L7P_T1_13 IO_L7N_T1_13 IO_L8P_T1_13 IO_L8N_T1_13 IO_L9P_T1_DQS_13 IO_L9N_T1_DQS_13 IO_L10P_T1_13 IO_L10N_T1_13 IO_L11P_T1_SRCC_13 IO_L11N_T1_SRCC_13 IO_L12P_T1_MRCC_13 IO_L12N_T1_MRCC_13 IO_L13P_T1_MRCC_13 IO_L13N_T1_MRCC_13 IO_L14P_T2_SRCC_13 IO_L14N_T2_SRCC_13 IO_L15P_T2_DQS_13 IO_L15N_T2_DQS_13 IO_L16P_T2_13 IO_L16N_T2_13 IO_L17P_T2_13 IO_L17N_T2_13 IO_L18P_T2_13 IO_L18N_T2_13 IO_L19P_T2_13 IO_L19N_T3_VREF_13 IO_L20P_T3_13 IO_L20N_T3_13 IO_L21P_T3_DQS_13 IO_L21N_T3_DQS_13 IO_L22P_T3_13 IO_L22N_T3_13 IO_L23P_T3_13 IO_L23N_T3_13 IO_L24P_T3_13 IO_L24N_T3_13 IO_25_13
B	AD23 AJ34 FP DIN11 AJ34 FP DIN13 AJ33 FP DIN10 AJ34 FP DIN9 AJ34 FP DIN15 AJ34 FP DIN14 AJ33 FP DIN27 AJ33 FP DIN12 AJ32 FP DIN30 AJ32 FP7ID0 AJ32 FP DIN26 AJ32 FP DIN29 AD31 FP DIN25 AJ31 FP DIN28 AJ30 FP SEL AJ30 FP DIN17 IO LSN T1_13 AJ30 FP DIN1 AJ30 FP70E AJ31 FP DIN31 AJ31 FP DIN2 AJ32 FP DIN3 AJ30 FP DIN18 AJ30 FP DIN4 AJ30 FP DIN19 AJ28 FP DIN24 AJ28 FP DIN20 AJ28 FP DIN2 AJ28 FP DIN7 AJ26 FP DIN5 AJ26 FP DIN21 AJ26 AJ27 AJ27 FP DIN8 AJ27 FP DIN28 AJ27 FP DIN6 AJ27 FP DIN22 AJ26 LEDA8 AJ26 FPCIN32 AJ23 TIBMSSEL AJ24 LEDA6 AJ24 FIBER RSTB AJ24 AJ24 AJ25 LEDA7 AJ25 LEDA3 AJ25 AJ25 AJ24
C	XNLX-XC7A200T-XNLX-FFG1156



Title		
Size	Number	Revision
B	16	
Date:	3/5/2014	Sheet of
File:	C:\pcb\VETROC\XC7A1156lnCD.SchDoc	Drawn By: GU



Title: FPGA LVDS input/output bank, including clock			
Size	Number	17	Revision
B			
Date:	3/5/2014		Sheet of
File:	C:\pcb\VETROC\XC7A1156lnOut.SchDoc		Drawn By: GU



BANK 36	
IO_L1P_T0_36	I12 D CLKBA
IO_L1N_T0_36	I12 IRQ2_N
IO_L2P_T0_36	I10 JACK_1_N
IO_L2N_T0_36	I10 D CLKAB
IO_L3P_T0_DQS_36	I9 D DIR
IO_L3N_T0_DQS_36	I11 DTACK_N
IO_L4P_T0_36	I11 A14
IO_L4N_T0_36	I11 A15
IO_L5P_T0_36	G11 D_OE_N
IO_L5N_T0_36	I10 IRQ5_N
IO_L6P_T0_36	I9 IRQ4_N
IO_L6N_T0_VREF_36	K10 DTACK_EN
IO_L7P_T1_36	I10 A16
IO_L7N_T1_36	I9 GA4_N
IO_L8P_T1_36	I8 GA3_N
IO_L8N_T1_36	I9 A17
IO_L9P_T1_DQS_36	I10 A18
IO_L9N_T1_DQS_36	I8 IRQ7_N
IO_L10P_T1_36	I9 IRQ6_N
IO_L10N_T1_36	I7 A1
IO_L11P_T1_SRCC_36	I6 A2
IO_L11N_T1_SRCC_36	I7 G42_N
IO_L12P_T1_MRCC_36	I6 CA0_N
IO_L12N_T1_MRCC_36	I7 A19
IO_L13P_T2_MRCC_36	I6 A30
IO_L13N_T2_MRCC_36	I5 A3
IO_L14P_T2_SRCC_36	I4 A5
IO_L14N_T2_SRCC_36	I6 GAI_N
IO_L15P_T2_SRCC_36	I5 A21
IO_L15N_T2_SRCC_36	I5 A6
IO_L16P_T2_DQS_36	I5 GAP_N
IO_L16N_T2_DQS_36	I5 A7
IO_L17P_T2_36	I5 A23
IO_L17N_T2_36	I4 A22
IO_L18P_T2_36	I3 BERR_N
IO_L18N_T2_36	I4 BERR_EN
IO_L19P_T2_36	I3 SYSRESET_N
IO_L19N_T3_VREF_36	I4 DS1_N
IO_L20P_T3_36	I3 D6
IO_L20N_T3_36	I2 AM3
IO_L21P_T3_DQS_36	I2 AM5
IO_L21N_T3_DQS_36	I1 AM1
IO_L22P_T3_36	I1 AM2
IO_L22N_T3_36	I2 AM4
IO_L23P_T3_36	I2 JACK_N
IO_L23N_T3_36	I3 D7
IO_L24P_T3_36	I2 AM0
IO_L24N_T3_36	I2 IRQOF_N
IO_25_36	I2 IRQOF_N


XNLX-XC7A200T-XNLX-FFG1156

BANK 35	
IO_L1P_T0_35	I0_0_35 DACK_EN
IO_L1N_T0_35	IO_L1P_T0_AD4P_35 M6 AS_EN
IO_L2P_T0_35	IO_L1N_T0_AD4N_35 N9 D_LE
IO_L2N_T0_35	IO_L1P_T0_AD1P_35 M9 A_CLKBA
IO_L3P_T0_DQS_35	IO_L1N_T0_AD12N_35 N8 A_DIR
IO_L3N_T0_DQS_35	IO_L1P_T0_DQS_ADSP_35 N7 A_CLKAB
IO_L4P_T0_35	IO_L1N_T0_DQS_ADSN_35 M11 IRQ2_N
IO_L4N_T0_35	M10 IRQ1_N
IO_L5P_T0_AD1P_35	M9 STATA_IN
IO_L5N_T0_AD13N_35	N5 A4
IO_L6P_T0_35	IO_L5N_T0_35 A LE
IO_L6N_T0_VREF_35	IO_L6P_T1_AD6P_35 N6 A8
IO_L7P_T1_35	IO_L7N_T1_AD6N_35 N1 D12
IO_L8P_T1_35	IO_L8N_T1_AD14P_35 M1 D14
IO_L8N_T1_35	N5 AS_N
IO_L9P_T1_DQS_35	IO_L8N_T1_AD14N_35 M4 D5
IO_L9N_T1_DQS_35	N1 D9
IO_L10P_T1_DQS_35	N1 D11
IO_L10N_T1_AD15P_35	N3 D4
IO_L10N_T1_AD15N_35	N2 D13
IO_L11P_T1_SRCC_35	P4 SVSRT_EN
IO_L11N_T1_SRCC_35	P3 D3
IO_L12P_T1_MRCC_35	P5 A9
IO_L12N_T1_MRCC_35	N4 WRITE_N
IO_L13P_T2_MRCC_35	R6 A10
IO_L13N_T2_MRCC_35	R5 DS1_EN
IO_L14P_T2_SRCC_35	N5 JACK_O_EN
IO_L14N_T2_SRCC_35	T4 DSO_N
IO_L15P_T2_DQS_35	R3 D2
IO_L15N_T2_DQS_35	R2 BUSY_N
IO_L16P_T2_35	IO_L16P_T2_35
IO_L16N_T2_35	IO_L16N_T2_35
IO_L17P_T2_35	IO_L17P_T2_35
IO_L17N_T2_35	IO_L17N_T2_35
IO_L18P_T2_35	IO_L18P_T2_35
IO_L18N_T2_35	IO_L18N_T2_35
IO_L19P_T2_35	IO_L19P_T2_35
IO_L19N_T3_VREF_35	IO_L19N_T3_VREF_35
IO_L20P_T3_35	IO_L20P_T3_35
IO_L20N_T3_35	IO_L20N_T3_35
IO_L21P_T3_DQS_35	IO_L21P_T3_DQS_35
IO_L21N_T3_DQS_35	IO_L21N_T3_DQS_35
IO_L22P_T3_35	IO_L22P_T3_35
IO_L22N_T3_35	IO_L22N_T3_35
IO_L23P_T3_35	IO_L23P_T3_35
IO_L23N_T3_35	IO_L23N_T3_35
IO_L24P_T3_35	IO_L24P_T3_35
IO_L24N_T3_35	IO_L24N_T3_35
IO_25_35	IO_25_35




XNLX-XC7A200T-XNLX-FFG1156

BANK 16	
IO_L1P_T0_16	L23
IO_L1N_T0_16	L24
IO_L2P_T0_16	L23
IO_L2N_T0_16	L23
IO_L3P_T0_DQS_16	L24 SWA23
IO_L3N_T0_DQS_16	L25 SWA22
IO_L4P_T0_16	D25 RETRY_OE
IO_L5P_T0_16	L25 D25
IO_L6N_T0_VREF_16	D24 D24
IO_L7P_T1_16	D16 D16
IO_L7N_T1_16	D27 SWA20
IO_L8P_T1_16	D17 D17
IO_L8N_T1_16	D26 SWA21
IO_L9P_T1_DQS_16	D27
IO_L9N_T1_DQS_16	D26 RETRY_N
IO_L10P_T1_16	D26 DSFAIL_EN
IO_L10N_T1_16	D26 D26
IO_L11P_T1_SRCC_16	D28 D28
IO_L11N_T1_SRCC_16	D28 D27
IO_L12P_T1_MRCC_16	D28 D19
IO_L12N_T1_MRCC_16	D29 D28
IO_L13P_T2_MRCC_16	D29 D20
IO_L13N_T2_MRCC_16	D30 BG3IN_N
IO_L14P_T2_SRCC_16	D30 D29
IO_L14N_T2_SRCC_16	D29 SWA19
IO_L15P_T2_DQS_16	D30 SVM1
IO_L15N_T2_DQS_16	D31 D31
IO_L16P_T2_36	D31 D30
IO_L16N_T2_36	D31 D21
IO_L17P_T2_36	IO_L17P_T2_36
IO_L17N_T2_36	IO_L17N_T2_36
IO_L18P_T2_36	IO_L18P_T2_36
IO_L18N_T2_36	IO_L18N_T2_36
IO_L19P_T3_36	IO_L19P_T3_36
IO_L19N_T3_VREF_16	D32 CLKSEL2
IO_L20P_T3_36	A29
IO_L20N_T3_36	A24 A28
IO_L21P_T3_DQS_16	A25
IO_L21N_T3_DQS_16	A24
IO_L22P_T3_36	A23 D23
IO_L22N_T3_36	A23 A27
IO_L23P_T3_36	A24 A26
IO_L23N_T3_36	A33 A30
IO_L24P_T3_36	A34 A31
IO_L24N_T3_36	A26
IO_25_16	

XNLX-XC7A200T-XNLX-FFG1156





Title **FPGA VME Interface**

Size	Number	Revision
B	14	
Date:	3/5/2014	Sheet of
File:	C:\pcb\VETROC\XC7A1156Vme.SchDoc	GU



Master SPI mode: 001  
JTAG mode: 101

FPGA uses Master BPI mode with external configuration clock



FPGA Programming and Memory		
Size B	Number 12	Revision
Date: 3/5/2014		Sheet of 1/1
File: C:\inch\VETROXC7A200Poe.SchDoc	Drawn By: GU	

