Table A-37 CPU Instruction Encoding - MIPS I Architecture

31 26	0
opcode	
	-

opc	od	1		Instructions	encoded by o	pcode fiel	d.		
	e	bits 2826			165				
ŀ	oits	0	1	2	3	4	5	6	7
31	129	000	001	010	011	100	101	110	111
0	000	SPECIAL 8	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010	СОРО б,п	СОР1 д,я	СОР2 д,я	СОРЗ б,л,к	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	*
5	101	SB	SH	SWL	SW	*	*	SWR	*
6	110	*	LWC1 π	LWC2 π	LWC3 π,κ	*	*	*	*
7	111	*	SWC1 π	SWC2 π	SWC3 π,κ	*	*	*	*

31 26	_5(
opcode = SPECIAL	function

functi on		1		Instructions	encoded by	function	field when ope	ode field = S	SPECIAL.
		bits 20							
ł	oits	0	1	2	3	4	5	6	7
53		000	001	010	011 100	101	110	111	
0	000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	001	JR	JALR	*	*	SYSCALL	BREAK	*	*
2	010	MFHI	MTHI	MFLO	MTLO	*	*	*	*
3	011	MULT	MULTU	DIV	DIVU	*	*	*	*
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	*	*	SLT	SLTU	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

6	0	16	_20	26	31
		rt		e MM	opcod = REGIN

	rt	bits 1816 Instructions encoded by the rt field when opcode field = REGIMM								
b	oits	0	1	2	3	4	5	6	7	
20)19	000	001	010	011	100	101	110	111	
0	00	BLTZ	BGEZ	=	=	=	=	=	=	
1	01	=	=	=	=	=		=	-	
2	10	BLTZAL	BGEZAL	=	=	=	=	=	=	
3	11	=	=	=	=	=	=	=	=	