


Table A-37 CPU Instruction Encoding - MIPS I Architecture



opcode		Instructions encoded by opcode field.							
bits 31..29		0	1	2	3	4	5	6	7
bits 28..26		000	001	010	011	100	101	110	111
0	000	SPECIAL δ	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010	COP0 δ, π	COP1 δ, π	COP2 δ, π	COP3 δ, π, κ	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	*
5	101	SB	SH	SWL	SW	*	*	SWR	*
6	110	*	LWC1 π	LWC2 π	LWC3 π, κ	*	*	*	*
7	111	*	SWC1 π	SWC2 π	SWC3 π, κ	*	*	*	*



function		Instructions encoded by function field when opcode field = SPECIAL.							
bits 5..3		0	1	2	3	4	5	6	7
bits 2..0		000	001	010	011	100	101	110	111
0	000	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	001	JR	JALR	*	*	SYSCALL	BREAK	*	*
2	010	MFHI	MTHI	MFLO	MTLO	*	*	*	*
3	011	MULT	MULTU	DIV	DIVU	*	*	*	*
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	*	*	SLT	SLTU	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*



rt		Instructions encoded by the rt field when opcode field = REGIMM.							
bits 20..19		0	1	2	3	4	5	6	7
bits 18..16		000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	=	=	=	=	=	=
1	01	=	=	=	=	=	=	=	=
2	10	BLTZAL	BGEZAL	=	=	=	=	=	=
3	11	=	=	=	=	=	=	=	=