

EBU4202: Digital Circuit Design Digital System Blocks

Dr. Md Hasanuzzaman Sagor (Hasan)
Dr. Chao Shu (Chao)
Dr. Farha Lakhani (Farha)

School of Electronic Engineering and Computer Science,

Queen Mary University of London,

London, United Kingdom.

Buses


 Set of two or more electrical conductors representing a binary value

	4-bit bus		
		$\overline{}$ +V $\overline{}$ +V	Represents:
Logic Device		—— +V	1101
Device		0V	1101
		$+\mathbf{V}$	



Buses


Often more than just a one-to-one connection





Buses

Often more than just a one-to-one connection




Selectors and Decoders



Selectors or *Multiplexers*

- Often labelled MUX
- •2-Input Selector:

S ₀	Output
0	I_0
1	I ₁






Selectors or *Multiplexers*

4-input Selector

S_1	S ₀	Output
0	0	I ₀
0	1	I ₁
1	0	l ₂
1	1	l ₃






Multiplexers or Selectors

4-input Selector


S ₁	S ₀	Output
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃





Multiplexers or Selectors


2-Input 4-bit MUX





Multiplexers or Selectors


2-Input 4-bit MUX – Internal Implementation






Decoder or Demultiplexer

- Converts n number of binary information into 2ⁿ number of output lines.
- Outputs 1 on the wire corresponding to the binary number represented by the inputs.






_A1	A 0	D3	D2	D1	D0
0	0	0	0	0	1
0	1	0 0 0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



Magnitude Comparator (XNOR)



X	Y	Output
0	0	1
0	1	0
1	0	0
1	1	1

Basic comparator:


- output when X = Y
- complement gives X ≠Y

Other types give:

- X > Y
- X < Y
- complements give:
 - X ≤ Y
 - X ≥ Y



Multiple-bit Magnitude Comparator



For more than 1-bit comparisons, the XNORs are ANDed together

Exercise: Show that output of above 2-bit comparator is given by:

$$(A_0B_0 + A_0'B_0') \cdot (A_1B_1 + A_1'B_1')$$



Arithmetic Units



Adders - the Half-adder


Half-adder:

- accepts two binary digit inputs (X & Y)
- produces Sum (S) & Carry (C) outputs


Arithmetically:

Truth table:

X	Υ	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




$$S = X\overline{Y} + \overline{X}Y = X \oplus Y$$



$$C = XY$$



Examples of half-adder implementations






Show that for all circuits:

S

$$S = X\overline{Y} + \overline{X}Y$$
$$C = X \cdot Y$$



Half-adder NAND gate implementation




- Arithmetic X + Y
- Max gate delay 3 units

Sum has 3 units delay


Carry has 2 units delay (Carry' has 1 unit delay)



Effect of Delay



Full Adder





$$s = X \oplus Y \oplus c_{in}$$
$$c_{out} = (X.Y) + (X.c_{in}) + (Y.c_{in})$$



Full Adder

C_{in}	X	Y	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1









Full Adder

$$Cout = Cin.X + Cin.Y + X.Y$$


$$S = Cin'.X'.Y + Cin'.X.Y' + Cin.Y'.X' + Cin.X.Y$$






Full Adder gate implementations

Can be implemented with 2 half adders and an OR gate:






Full Adder: NAND-based Ex-OR blocks




Consists essentially of two half-adders (XORs with Carry outputs)



4-bit Parallel Adder




4-bit Parallel Adder






Ripple Delay



Delay caused by carry outputs at each stage




4-bit Ripple Subtractor using Adders



Use two's complement: A-B=A+(B'+1)




4-bit Adder/Subtractor





4-bit Adder/Subtractor




Control	Output Function	
0	Add	(N1 + N2)
1	Subtract	(N1 – N2)



An Arithmetic Unit

Control		Arithmetic Function
1	0	Function
0	0	A + 1
0	1	A + B
1	0	A - 1
1	1	A - B





An Arithmetic Unit

- Can add and subtract
- Can also make it increment and decrement by 1

Control		Arithmetic Function
1	0	Function
0	0	A + 1
0	1	A + B
1	0	A - 1
1	1	A - B
		1

