DDR3 SDRAM RDIMM

MT18JSF1G72PZ – 8GB

Features

- DDR3 functionality and operations supported as per the component data sheet
- 240-pin, registered dual in-line memory module (RDIMM)
- Fast data transfer rates: PC3-14900, PC3-12800
- 8GB (1 Gig x 72)
- $V_{DD} = 1.5V \pm 0.075V$
- $V_{DDSPD} = 3.0–3.6V$
- Supports ECC error detection and correction
- Nominal and dynamic on-die termination (ODT) for data and strobe signals
- Single-rank
- On-board I^2C temperature sensor with integrated serial presence-detect (SPD) EEPROM
- 8 internal device banks
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- Gold edge contacts
- Halogen-free
- Fly-by topology
- Terminated control, command, and address bus

### Figure 1: 240-Pin RDIMM (MO-269 R/C-C2)

Module height: 30mm (1.181in.)

Figure 2: 240-Pin RDIMM (MO-269 R/C-C2)

Module height: 30mm (1.181in.)

Options   Marking

- Operating temperature
  - Commercial (0°C ≤ T_A ≤ +70°C)   None
- Package
  - 240-pin DIMM (halogen-free)   Z
- Frequency/CAS latency
  - 1.07ns @ CL = 13 (DDR3-1866)   -1G9
  - 1.255ns @ CL = 11 (DDR3-1600)   -1G6

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	Data Rate (MT/s)								^tRCD (ns)	^tRP (ns)	^tRC (ns)
		CL = 13	CL = 11	CL = 10	CL = 9	CL = 8	CL = 7	CL = 6	CL = 5			
-1G9	PC3-14900	1866	1600	1333	1333	1066	1066	800	667	13.125	13.125	47.125
-1G6	PC3-12800	–	1600	1333	1333	1066	1066	800	667	13.125	13.125	48.125
-1G4	PC3-10600	–	–	1333	1333	1066	1066	800	667	13.125	13.125	49.125
-1G1	PC3-8500	–	–	–	–	1066	1066	800	667	13.125	13.125	50.625
-1G0	PC3-8500	–	–	–	–	1066	–	800	667	15	15	52.5
-80B	PC3-6400	–	–	–	–	–	–	800	667	15	15	52.5

Table 2: Addressing

Parameter	8GB
Refresh count	8K
Row address	64K A[15:0]
Device bank address	8 BA[2:0]
Device configuration	4Gb (1 Gig x 4)
Column address	2K A[11, 9:0]
Module rank address	1 S0#

Table 3: Part Numbers and Timing Parameters – 8GB Modules

Base device: MT41J1G4, or MT41K1G4[1] 4Gb DDR3, or DDR3L SDRAM

Part Number[2]	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL-tRCD-tRP)
MT18JSF1G72PZ-1G9__	8GB	1 Gig x 72	14.9 GB/s	1.07ns/1866 MT/s	13-13-13
MT18JSF1G72PZ-1G6__	8GB	1 Gig x 72	12.8 GB/s	1.25ns/1600 MT/s	11-11-11

Notes: 1. The data sheets for the base devices can be found on Micron's web site.
          2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT18JSF1G72PZ-1G9P1.

Pin Assignments

Table 4: Pin Assignments

240-Pin DDR3 RDIMM Front

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V_{REFDQ}	31	DQ25	61	A2	91	DQ41
2	V_{SS}	32	V_{SS}	62	V_{DD}	92	V_{SS}
3	DQ0	33	DQS3#	63	NF	93	DQS5#
4	DQ1	34	DQS3	64	NF	94	DQS5
5	V_{SS}	35	V_{SS}	65	V_{DD}	95	V_{SS}
6	DQS0#	36	DQ26	66	V_{DD}	96	DQ42
7	DQS0	37	DQ27	67	V_{REFCA}	97	DQ43
8	V_{SS}	38	V_{SS}	68	Par_In	98	V_{SS}
9	DQ2	39	CB0	69	V_{DD}	99	DQ48
10	DQ3	40	CB1	70	A10	100	DQ49
11	V_{SS}	41	V_{SS}	71	BA0	101	V_{SS}
12	DQ8	42	DQS8#	72	V_{DD}	102	DQS6#
13	DQ9	43	DQS8	73	WE#	103	DQS6
14	V_{SS}	44	V_{SS}	74	CAS#	104	V_{SS}
15	DQS1#	45	CB2	75	V_{DD}	105	DQ50
16	DQS1	46	CB3	76	S1#	106	DQ51
17	V_{SS}	47	V_{SS}	77	NC	107	V_{SS}
18	DQ10	48	V_{TT}	78	V_{DD}	108	DQ56
19	DQ11	49	V_{TT}	79	NC	109	DQ57
20	V_{SS}	50	CKE0	80	V_{SS}	110	V_{SS}
21	DQ16	51	V_{DD}	81	DQ32	111	DQS7#
22	DQ17	52	BA2	82	DQ33	112	DQS7
23	V_{SS}	53	Err_Out#	83	V_{SS}	113	V_{SS}
24	DQS2#	54	V_{DD}	84	DQS4#	114	DQ58
25	DQS2	55	A11	85	DQS4	115	DQ59
26	V_{SS}	56	A7	86	V_{SS}	116	V_{SS}
27	DQ18	57	V_{DD}	87	DQ34	117	SA0
28	DQ19	58	A5	88	DQ35	118	SCL
29	V_{SS}	59	A4	89	V_{SS}	119	SA2
30	DQ24	60	V_{DD}	90	DQ40	120	V_{TT}

240-Pin DDR3 RDIMM Back

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
121	V_{SS}	151	V_{SS}	181	A1	211	V_{SS}
122	DQ4	152	DQS12	182	V_{DD}	212	DQS14
123	DQ5	153	DQS12#	183	V_{DD}	213	DQS14#
124	V_{SS}	154	V_{SS}	184	CK0	214	V_{SS}
125	DQS9	155	DQ30	185	CK0#	215	DQ46
126	DQS9#	156	DQ31	186	V_{DD}	216	DQ47
127	V_{SS}	157	V_{SS}	187	EVENT#	217	V_{SS}
128	DQ6	158	CB4	188	A0	218	DQ52
129	DQ7	159	CB5	189	V_{DD}	219	DQ53
130	V_{SS}	160	V_{SS}	190	BA1	220	V_{SS}
131	DQ12	161	DQS17	191	V_{DD}	221	DQS15
132	DQ13	162	DQS17#	192	RAS#	222	DQS15#
133	V_{SS}	163	V_{SS}	193	S0#	223	V_{SS}
134	DQS10	164	CB6	194	V_{DD}	224	DQ54
135	DQS10#	165	CB7	195	ODT0	225	DQ55
136	V_{SS}	166	V_{SS}	196	A13	226	V_{SS}
137	DQ14	167	NC	197	V_{DD}	227	DQ60
138	DQ15	168	RESET#	198	NC	228	DQ61
139	V_{SS}	169	NC	199	V_{SS}	229	V_{SS}
140	DQ20	170	V_{DD}	200	DQ36	230	DQS16
141	DQ21	171	A15	201	DQ37	231	DQS16#
142	V_{SS}	172	A14	202	V_{SS}	232	V_{SS}
143	DQS11	173	V_{DD}	203	DQS13	233	DQ62
144	DQS11#	174	A12	204	DQS13#	234	DQ63
145	V_{SS}	175	A9	205	V_{SS}	235	V_{SS}
146	DQ22	176	V_{DD}	206	DQ38	236	V_{DDSPD}
147	DQ23	177	A8	207	DQ39	237	SA1
148	V_{SS}	178	A6	208	V_{SS}	238	SDA
149	DQ28	179	V_{DD}	209	DQ44	239	V_{SS}
150	DQ29	180	A3	210	DQ45	240	V_{TT}

Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for all DDR3 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

Table 5: Pin Descriptions

Symbol	Type	Description
Ax	Input	**Address inputs:** Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	**Bank address inputs:** Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command.
CKx, CKx#	Input	**Clock:** Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	**Clock enable:** Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM.
DMx	Input	**Data mask (x8 devices only):** DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.
ODTx	Input	**On-die termination:** Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	**Parity input:** Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#	Input	**Command inputs:** RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input (LVCMOS)	**Reset:** RESET# is an active LOW asychronous input that is connected to each DRAM and the registering clock driver. After RESET# goes HIGH, the DRAM must be reinitialized as though a normal power-up was executed.
Sx#	Input	**Chip select:** Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	**Serial address inputs:** Used to configure the temperature sensor/SPD EEPROM address range on the I²C bus.
SCL	Input	**Serial clock for temperature sensor/SPD EEPROM:** Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I²C bus.
CBx	I/O	**Check bits:** Used for system error detection and correction.
DQx	I/O	**Data input/output:** Bidirectional data bus.
DQSx, DQSx#	I/O	**Data strobe:** Differential data strobes. Output with read data; edge-aligned with read data; input with write data; center-aligned with write data.

Table 5: Pin Descriptions (Continued)

| Symbol	Type	Description
SDA	I/O	**Serial data:** Used to transfer addresses and data into and out of the temperature sensor/SPD EEPROM on the I^{2}C bus.
TDQSx, TDQSx#	Output	**Redundant data strobe (x8 devices only):** TDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When TDQS is enabled, DM is disabled and TDQS and TDQS# provide termination resistance; otherwise, TDQS# are no function.
Err_Out#	Output (open drain)	**Parity error output:** Parity error found on the command and address bus.
EVENT#	Output (open drain)	**Temperature event:** The EVENT# pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded.
V_{DD}	Supply	**Power supply:** 1.5V ±0.075V. The component V_{DD} and V_{DDQ} are connected to the module V_{DD}.
V_{DDSPD}	Supply	**Temperature sensor/SPD EEPROM power supply:** 3.0–3.6V.
V_{REFCA}	Supply	**Reference voltage:** Control, command, and address V_{DD}/2.
V_{REFDQ}	Supply	**Reference voltage:** DQ, DM V_{DD}/2.
V_{SS}	Supply	Ground.
V_{TT}	Supply	**Termination voltage:** Used for control, command, and address V_{DD}/2.
NC	–	**No connect:** These pins are not connected on the module.
NF	–	**No function:** These pins are connected within the module, but provide no functionality.

DQ Map

Table 6: Component-to-Module DQ Map, PCB 1177 / PCB 1355, 1583

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U1/U2	0	3	10	U2/U3	0	11	19
	1	1	4		1	9	13
	2	2	9		2	10	18
	3	0	3		3	8	12
U3/U4	0	19	28	U4/U5	0	27	37
	1	17	22		1	25	31
	2	18	27		2	26	36
	3	16	21		3	24	30
U5/U6	0	CB2	45	U8	0	35	88
	1	CB1	40		1	33	82
	2	CB3	46		2	34	87
	3	CB0	39		3	32	81
U9	0	43	97	U10	0	51	106
	1	41	91		1	49	100
	2	42	96		2	50	105
	3	40	90		3	48	99
U11	0	59	115	U13	0	60	227
	1	57	109		1	62	233
	2	58	114		2	61	228
	3	56	108		3	63	234
U14	0	52	218	U15	0	44	209
	1	54	224		1	46	215
	2	53	219		2	45	210
	3	55	225		3	47	216
U16	0	36	200	U17	0	CB4	158
	1	38	206		1	CB6	164
	2	37	201		2	CB5	159
	3	39	207		3	CB7	165
U18	0	28	149	U19	0	20	140
	1	30	155		1	22	146
	2	29	150		2	21	141
	3	31	156		3	23	147
U20	0	12	131	U21	0	4	122
	1	14	137		1	6	128
	2	13	132		2	5	123

Table 6: Component-to-Module DQ Map, PCB 1177 / PCB 1355, 1583 (Continued)

| Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
	3	15	138		3	7	129

Functional Block Diagram

Figure 3: Functional Block Diagram (PCB 1177/1355)

Note: 1. The ZQ ball on each DDR3 component is connected to an external 240Ω ±1% resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

Figure 4: Functional Block Diagram (PCB 1583)

Note: 1. The ZQ ball on each DDR3 component is connected to an external 240Ω ±1% resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

General Description

DDR3 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 8-bank DDR3 SDRAM devices. DDR3 SDRAM modules use DDR architecture to achieve high-speed operation. DDR3 architecture is essentially an $8n$-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR3 SDRAM module effectively consists of a single $8n$-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR3 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

Fly-By Topology

DDR3 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR3.

Registering Clock Driver Operation

Registered DDR3 SDRAM modules use a registering clock driver device consisting of a register and a phase-lock loop (PLL). The device complies with the JEDEC standard "Definition of the SSTE32882 Registering Clock Driver with Parity and Quad Chip Selects for DDR3 RDIMM Applications."

The register section of the registering clock driver latches command and address input signals on the rising clock edge. The PLL section of the registering clock driver receives and redrives the differential clock signals (CK, CK#) to the DDR3 SDRAM devices. The register(s) and PLL reduce clock, control, command, and address signals loading by isolating DRAM from the system controller.

Parity Operations

The registering clock driver includes an even parity function for checking parity. The memory controller accepts a parity bit at the Par_In input and compares it with the data received on A[15:0], BA[2:0], RAS#, CAS#, and WE#. Valid parity is defined as an even number of ones (1s) across the address and command inputs (A[15:0], BA[2:0], RAS#, CAS#, and WE#) combined with Par_In. Parity errors are flagged on Err_Out#.

Address and command parity is checked during all DRAM operations and during control word WRITE operations to the registering clock driver. For SDRAM operations, the address is still propagated to the SDRAM even when there is a parity error. When writing to the internal control words of the registering clock driver, the write will be ignored if parity is not valid. For this reason, systems must connect the Par_In pins on the DIMM and provide correct parity when writing to the registering clock driver control word configuration registers.

Temperature Sensor with Serial Presence-Detect EEPROM

Thermal Sensor Operations

The temperature from the integrated thermal sensor is monitored and converts into a digital word via the I^2C bus. System designers can use the user-programmable registers to create a custom temperature-sensing solution based on system requirements. Programming and configuration details comply with JEDEC standard No. 21-C page 4.7-1, "Definition of the TSE2002av, Serial Presence Detect with Temperature Sensor."

Serial Presence-Detect EEPROM Operation

DDR3 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR3 SDRAM Modules." These bytes identify module-specific timing parameters, configuration information, and physical attributes. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I^2C bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to V_{SS}, permanently disabling hardware write protection. For further information refer to Micron technical note TN-04-42, "Memory Module Serial Presence-Detect."

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 7: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
V_{DD}	V_{DD} supply voltage relative to V_{SS}	−0.4	1.975	V
V_{IN}, V_{OUT}	Voltage on any pin relative to V_{SS}	−0.4	1.975	V

Table 8: Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	Notes
V_{DD}	V_{DD} supply voltage		1.425	1.5	1.575	V	
I_{VTT}	Termination reference current from V_{TT}		−600	–	600	mA	
V_{TT}	Termination reference voltage (DC) – command/address bus		$0.49 \times V_{DD}$ - 20mV	$0.5 \times V_{DD}$	$0.51 \times V_{DD}$ + 20mV	V	1
I_I	Input leakage current; Any input 0V ≤ V_{IN} ≤ V_{DD}; V_{REF} input 0V ≤ V_{IN} ≤ 0.95V (All other pins not under test = 0V)	Address inputs, RAS#, CAS#, WE#, S#, CKE, ODT, BA, CK, CK#	–	–	–	µA	5
I_{OZ}	Output leakage current; 0V ≤ V_{OUT} ≤ V_{DD}; DQ and ODT are disabled; ODT is HIGH	DQ, DQS, DQS#	−5	0	5	µA	
I_{VREF}	V_{REF} supply leakage current; $V_{REFDQ} = V_{DD}/2$ or $V_{REFCA} = V_{DD}/2$ (All other pins not under test = 0V)		−18	0	18	µA	
T_A	Module ambient operating temperature	Commercial	0	–	70	°C	2, 3
T_C	DDR3 SDRAM component case operating temperature	Commercial	0	–	95	°C	2, 3, 4

Notes:
1. V_{TT} termination voltage in excess of the stated limit will adversely affect the command and address signals' voltage margin and will reduce timing margins.
2. T_A and T_C are simultaneous requirements.
3. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.
4. The refresh rate is required to double when 85°C < T_C ≤ 95°C.
5. Inputs are terminated to $V_{DD}/2$. Input current is dependent on terminating resistance selected in register.

DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR3 component data sheets. Component specifications are available at micron.com. Module speed grades correlate with component speed grades, as shown below.

Table 9: Module and Component Speed Grades

DDR3 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-2G1	-093
-1G9	-107
-1G6	-125
-1G4	-15E
-1G1	-187E
-1G0	-187
-80C	-25E
-80B	-25

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.

I_{DD} Specifications

Table 10: DDR3 I_{DD} Specifications and Conditions – 8GB (Die Revision E)

Values are for the MT41J1G4 DDR3 SDRAM only and are computed from values specified in the 4Gb (1 Gig x 4) component data sheet

Parameter	Symbol	1866	1600	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I_{DD0}	1116	990	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I_{DD1}	1170	1098	mA
Precharge power-down current: Slow exit	I_{DD2P0}	324	324	mA
Precharge power-down current: Fast exit	I_{DD2P1}	666	576	mA
Precharge quiet standby current	I_{DD2Q}	630	576	mA
Precharge standby current	I_{DD2N}	630	576	mA
Precharge standby ODT current	I_{DD2NT}	756	702	mA
Active power-down current	I_{DD3P}	738	684	mA
Active standby current	I_{DD3N}	738	684	mA
Burst read operating current	I_{DD4R}	2952	2646	mA
Burst write operating current	I_{DD4W}	2394	2124	mA
Refresh current	I_{DD5B}	4356	4230	mA
Self refresh temperature current: MAX T_C = 85°C	I_{DD6}	360	360	mA
Self refresh temperature current (SRT-enabled): MAX T_C = 95°C	I_{DD6ET}	450	450	mA
All banks interleaved read current	I_{DD7}	4518	3960	mA
Reset current	I_{DD8}	360	360	mA

Table 11: DDR3 I_{DD} Specifications and Conditions – 8GB (Die Revision N)

Values are for the MT41K1G4 DDR3 SDRAM only and are computed from values specified in the 4Gb (1 Gig x 4) component data sheet

Parameter	Symbol	1866	1600	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I_{DD0}	882	846	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I_{DD1}	1062	1008	mA
Precharge power-down current: Slow exit	I_{DD2P0}	144	144	mA
Precharge power-down current: Fast exit	I_{DD2P1}	288	252	mA
Precharge quiet standby current	I_{DD2Q}	468	432	mA
Precharge standby current	I_{DD2N}	468	432	mA
Precharge standby ODT current	I_{DD2NT}	540	504	mA
Active power-down current	I_{DD3P}	504	468	mA
Active standby current	I_{DD3N}	576	540	mA
Burst read operating current	I_{DD4R}	1710	1530	mA
Burst write operating current	I_{DD4W}	1710	1530	mA
Refresh current	I_{DD5B}	3240	3150	mA
Self refresh temperature current: MAX T_C = 85°C	I_{DD6}	216	216	mA
Self refresh temperature current (SRT-enabled): MAX T_C = 95°C	I_{DD6ET}	288	288	mA
All banks interleaved read current	I_{DD7}	2520	2340	mA
Reset current	I_{DD8}	180	180	mA

Table 12: DDR3 I_{DD} Specifications and Conditions – 8GB (Die Revision P)

Values are for the MT41K1G4 DDR3 SDRAM only and are computed from values specified in the 4Gb (1 Gig x 4) component data sheet

Parameter	Symbol	1866	1600	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I_{DD0}	522	504	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I_{DD1}	792	774	mA
Precharge power-down current: Slow exit	I_{DD2P0}	198	180	mA
Precharge power-down current: Fast exit	I_{DD2P1}	198	198	mA
Precharge quiet standby current	I_{DD2Q}	270	270	mA
Precharge standby current	I_{DD2N}	306	288	mA
Precharge standby ODT current	I_{DD2NT}	396	360	mA
Active power-down current	I_{DD3P}	270	270	mA
Active standby current	I_{DD3N}	378	360	mA
Burst read operating current	I_{DD4R}	1836	1620	mA
Burst write operating current	I_{DD4W}	2034	1818	mA
Refresh current	I_{DD5B}	2736	2736	mA
Self refresh temperature current: MAX T_C = 85°C	I_{DD6}	270	270	mA
Self refresh temperature current (SRT-enabled): MAX T_C = 95°C	I_{DD6ET}	414	414	mA
All banks interleaved read current	I_{DD7}	2628	2340	mA
Reset current	I_{DD8}	234	234	mA

Registering Clock Driver Specifications

Table 13: Registering Clock Driver Electrical Characteristics

SSTE32882 devices or equivalent

Parameter	Symbol	Pins	Min	Nom	Max	Units
DC supply voltage	V_{DD}	–	1.425	1.5	1.575	V
DC reference voltage	V_{REF}	–	$0.49 \times V_{DD}$ - 20mV	$0.5 \times V_{DD}$	$0.51 \times V_{DD}$ + 20mV	V
DC termination voltage	V_{TT}	–	$0.49 \times V_{DD}$ - 20mV	$0.5 \times V_{DD}$	$0.51 \times V_{DD}$ + 20mV	V
AC high-level input voltage	$V_{IH(AC)}$	Control, command, address	V_{REF} + 175mV	–	V_{DD} + 400mV	V
AC low-level input voltage	$V_{IL(AC)}$	Control, command, address	−0.4	–	V_{REF} - 175mV	V
DC high-level input voltage	$V_{IH(DC)}$	Control, command, address	V_{REF} + 100mV	–	V_{DD} + 0.4	V
DC low-level input voltage	$V_{IL(DC)}$	Control, command, address	−0.4	–	V_{REF} - 100mV	V
High-level input voltage	$V_{IH(CMOS)}$	RESET#, MIRROR	$0.65 \times V_{DD}$	–	V_{DD}	V
Low-level input voltage	$V_{IL(CMOS)}$	RESET#, MIRROR	0	–	$0.35 \times V_{DD}$	V
Differential input crosspoint voltage range	$V_{IX(AC)}$	CK, CK#, FBIN, FBIN#	$0.5 \times V_{DD}$ - 175mV	$0.5 \times V_{DD}$	$0.5 \times V_{DD}$ + 175mV	V
Differential input voltage	$V_{ID(AC)}$	CK, CK#	350	–	V_{DD} + TBD	mV
High-level output current	I_{OH}	Err_Out#	–	–	TBD	mA
Low-level output current	I_{OL}	Err_Out#	TBD	–	TBD	mA

Note: 1. Timing and switching specifications for the register listed are critical for proper operation of the DDR3 SDRAM RDIMMs. These are meant to be a subset of the parameters for the specific device used on the module.

Temperature Sensor with Serial Presence-Detect EEPROM

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the I^{2}C bus shared with the SPD EEPROM. Refer to JEDEC standard No. 21-C page 4.7-1, "Definition of the TSE2002av, Serial Presence Detect with Temperature Sensor."

Serial Presence-Detect

For the latest SPD data, refer to Micron's SPD page: micron.com/SPD.

Table 14: Temperature Sensor with SPD EEPROM Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V_{DDSPD}	3.0	3.6	V
Supply current: V_{DD} = 3.3V	I_{DD}	–	2.0	mA
Input high voltage: Logic 1; SCL, SDA	V_{IH}	V_{DDSPD} x 0.7	V_{DDSPD} + 1	V
Input low voltage: Logic 0; SCL, SDA	V_{IL}	–0.5	V_{DDSPD} x 0.3	V
Output low voltage: I_{OUT} = 2.1mA	V_{OL}	–	0.4	V
Input current	I_{IN}	–5.0	5.0	µA
Temperature sensing range	–	–40	125	°C
Temperature sensor accuracy (class B)	–	–1.0	1.0	°C

Table 15: Temperature Sensor and SPD EEPROM Serial Interface Timing

Parameter/Condition	Symbol	Min	Max	Units
Time bus must be free before a new transition can start	^{t}BUF	4.7	–	µs
SDA fall time	^{t}F	20	300	ns
SDA rise time	^{t}R	–	1000	ns
Data hold time	^{t}HD:DAT	200	900	ns
Start condition hold time	^{t}H:STA	4.0	–	µs
Clock HIGH period	^{t}HIGH	4.0	50	µs
Clock LOW period	^{t}LOW	4.7	–	µs
SCL clock frequency	^{t}SCL	10	100	kHz
Data setup time	^{t}SU:DAT	250	–	ns
Start condition setup time	^{t}SU:STA	4.7	–	µs
Stop condition setup time	^{t}SU:STO	4.0	–	µs

EVENT# Pin

The temperature sensor also adds the EVENT# pin (open-drain). Not used by the SPD EEPROM, EVENT# is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration register.

EVENT# has three defined modes of operation: interrupt mode, compare mode, and critical temperature mode. Event thresholds are programmed in the 0x01 register using a hysteresis. The alarm window provides a comparison window, with upper and lower limits set in the alarm upper boundary register and the alarm lower boundary register, respectively. When the alarm window is enabled, EVENT# will trigger whenever the temperature is outside the MIN or MAX values set by the user.

The interrupt mode enables software to reset EVENT# after a critical temperature threshold has been detected. Threshold points are set in the configuration register by the user. This mode triggers the critical temperature limit and both the MIN and MAX of the temperature window.

The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by the user and returns to the logic HIGH state only when the temperature falls below the programmed thresholds.

Critical temperature mode triggers EVENT# only when the temperature has exceeded the programmed critical trip point. When the critical trip point has been reached, the temperature sensor goes into comparator mode, and the critical EVENT# cannot be cleared through software.

Module Dimensions

### Figure 5: 240-Pin DDR3 RDIMM (PCB 1177/1355)

Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
2. The dimensional diagram is for reference only.

Figure 6: 240-Pin DDR3 RDIMM (PCB 1583)

Front view

133.50 (5.256)
133.20 (5.244)

4.0 (0.157) MAX

0.75 (0.03) R (8X)

U1

U2 U3 U4 U5 U6 U7 U8 U9 U10 U11

30.50 (1.20)
29.85 (1.175)

2.50 (0.098) D (2X)

17.3 (0.68) TYP

2.30 (0.091) TYP

Pin 1

0.76 (0.030) R

2.20 (0.087) TYP

1.0 (0.039) TYP

0.80 (0.031) TYP

1.45 (0.057) TYP

9.5 (0.374) TYP

54.68 (2.15) TYP

Pin 120

1.37 (0.054)
1.17 (0.046)

123.0 (4.84) TYP

Back view

0.6 (0.024) x 45° (4X)

U13 U14 U15 U16 U17 U18 U19 U20 U21

3.0 (0.118) x4 TYP

3.05 (0.12) TYP

Pin 240

5.0 (0.197) TYP

Pin 121

71.0 (2.79) TYP

47.0 (1.85) TYP

Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
2. The dimensional diagram is for reference only.