## **INSTRUCTION SET DETAILS**

	Mnemonic		ı	nstr	ucti	on (	Code	9		Hexa-	Buto	Cycle	Explanation	
	, Milemoriic	D۶	De	Ð₅	D4	Dэ	D2	D۱	D₀	decimal	Byte	Cycle	Схрівлацоп	
	ADD A, Rn	0	0	1	0	1	N2	n۱	Пο	28 ~ 2F	1	1	(A) — (A) + (Rn)	
	ADD A, direct	0 a <sub>7</sub>	O ae	1 as	0 a₄	0 a3	1 82	0 <b>a</b> ı	1 ao	25 Byte 2	2	1	(A) — (A) + (direct)	
	ADD A, @Ri	0	0	1	0	0	1	1	1	26 ~ 27	1	1	(A) ← (A) + ((Ri))	
	ADD A, #data	O d <sub>7</sub>	0 de	1 ds	0 <b>d</b> 4	0 d3	1 d2	0 dı	0 do	24 Byte 2	2	1	(A) ← (A) + #data	
[	ADDC A, Rn	0	0	1	1	1	Π2	Пı	По	38 ~ 3F	1	1	(A) ← (A) + (C) + (Rn)	
	ADDC A, direct	0 a <sub>7</sub>	0 as	1 as	1 a4	0 83	1 a <sub>2</sub>	0 a 1	1 a <sub>0</sub>	35 Byte 2	2	1	(A) ← (A) + (C) + (direct)	
	ADDC A, @Ri	0	0	1	1	0	1	1	1	36~37	1	1	(A) (A) + (C) + ((Ri))	
	ADDC A, #data	O d <sub>7</sub>	O de	1 d₅	1 d4	O d3	1 d2	O di	0 d₀	34 Byte 2	2	1 .	(A) — (A) + (C) + #data	
I	SUBB A, Rn	1	0	0	1	1	n <sub>2</sub>	n۱	no	98 ~ 9F	1	1	(A) ← (A) – ((C) + (Rn))	
	SUBB A, direct	1 a7	0 as	0 as	1 a4	0 a <sub>3</sub>	1 a2	O an	1 ao	95 Byte 2	2	1	(A) ← (A) – ((C) + (direct))	
_ [	SUBB A, @Ri	1	0	0	1	0	1	1	1	96~97	1	1	(A) ← (A) – ((C) + ((Ri)))	
Arithmetic operations	SUBB A, #data	1 d7	O de	0 ds	1 d4	O d3	1 d₂	٥ d	O do	94 Byte 2	2	1	(A) ← (A) – ((C) + #data)	
000	INC A	0	0	0	0	0	1	0	0	04	1	1	(A) ← (A) + 1	
meti	INC Rn	0	0	0	0	1	n <sub>2</sub>	n 1	no	08 ~ 0F	1	1	(Rn) ← (Rn) + 1	
Arith	INC direct	0 a7	O ae	0 85	0 a4	0 83	1 a2	0 a1	1 a <sub>0</sub>	05 Byte 2	2	1	(direct) — (direct) + 1	
	INC @Ri	0	0	0	0	0	1	1	1	06~07	1	1	((Ri)) ((Ri)) + 1	
Ī	INC DPTR	1	0	1	0	0	0	1	1	АЗ	1	2	(DPTR) ← (DPTR) + 1	
Ī	DEC A	0	0	0	1	0	1	0	0	14	1	1	(A) (A) 1	
ĺ	DEC Rn	0	0	0	1	1	П2	n۱	Пo	18~1F	1	1	(Rn) (Rn) 1	
	DEC direct	0 a,	0 a.	0 as	1 a4	0 a <sub>3</sub>	1 a <sub>2</sub>	0 a 1	1 <b>a</b> o	15	2	1	(direct) ← (direct) – 1	
	DEC @Ri	0	0	0	1	0	1	1	1	16~17	1	1	((Ri) ← ((Ri)) – 1	
	MUL AB	1	0	1	0	0	1	0	0	A4	1	4	$(B_{15} \sim \omega), (A_7 \sim \omega) \leftarrow (A) \times (B)$	
	DIVAB	1	0	0	0	0	1	0	0	84	1	4	$(A_{15} \sim a), (B_{7} \sim a) \leftarrow (A)/(B)$	
	DA A	1	1	0	Ì	0	1	0	0	D4	1	1	Contents of Accumulator are BCD, IF [[( $A_3 \sim a$ ) > 9] or [( $AC$ ) = 1]] THEN ( $A_3 \sim a$ ) — ( $A_3 \sim a$ ) + 6 AND IF [[( $A_7 \sim a$ ) > 9] OR [( $C$ ) = 1]] THEN ( $A_7 \sim a$ ) — ( $A_7 \sim a$ ) + 6	
	ANL A, Rn	0	1	0	1	1	n:	n	no	58 ~ 5F	1	1	(A) ← (A) AND (Rn)	
ø	ANL A, direct	0 a		0				0 a	1 ao	55 Byte 2	2	1	(A) — (A) AND (direct)	
Logical peration	ANL A, @Ri	0	1	0	1	0	1	1	1	56 ~ 57	1	1	(A) ~ (A) AND ((Ri))	
Logical operations	ANL A, #data	d						o d	0 1 do	54 Byte 2	2	1	(A) ← (A) AND #data	

## INSTRUCTION SET DETAILS (CONT.)

		Instruction Code					-	Hexa-						
	Mnemonic	D۶		D <sub>5</sub>					D٥	decimal	Byte	Cycle	Explanation	
	ANL direct, A	0 a,	1 ae	0 as	1 84	0 a3	0 a <sub>2</sub>	1 a 1	0 <b>a</b> o	52 Byte 2	2	1	(direct) (direct) AND (A)	
	ANL direct, #data	0 a <sub>7</sub> d <sub>7</sub>	1 as ds	0 as ds	1 a4 d4	O as d3	0 a <sub>2</sub> d <sub>2</sub>	1 a <sub>1</sub> d <sub>1</sub>	1 ao do	53 Byte 2 Byte 3	3	2	(direct) — (direct) AND #data	
	ORL A, Rn	0	1	0	0	1	n <sub>2</sub>	n ı	Πo	48 ~ 4F	1	1	(A) ← (A) OR (Rn)	
	ORL A, direct	0 a,	1 ae	0 as	0 84	0 a3	1 a2	0 a 1	1 ao	45 Byte 2	2	1	(A) ← (A) OR (direct)	
	ORLA, @Ri	0	1	0	0	0	1	1	1	46 ~ 47	1	1	(A) ← (A) OR ((Ri))	
	ORL A, #data	O d <sub>7</sub>	1 de	0 ds	0 d4	O d3	1 d2	O dı	O do	44 Byte 2	2	1	(A) — (A) OR #data	
	ORL direct, A	0 a,	1 86	O as	0 a4	0 83	0 a <sub>2</sub>	1 a <sub>1</sub>	0 a <sub>0</sub>	42 Byte 2	2	1	(direct) — (direct) OR (A)	
	ORL direct, #data	0 a7 d7	1 ae de	O as ds	0 a4 d4	0 <b>a</b> 3 d3	0 82 d2	1 a: d:	1 Ao do	43 Byte 2 Byte 3	3	2	(direct) (direct) OR #data	
	XRL A, Rn	0	1	1	0	1	N2	n۱	Пo	68 ~ 6F	1	1	(A) ← (A) XOR (Rn)	
	XRL A, direct	0 a <sub>7</sub>	1 86	1 85	0 84	0 a <sub>3</sub>	1 a <sub>2</sub>	0 aı	1 a <sub>0</sub>	65 Byte 2	2	1	(A) ← (A) XOR (direct)	
	XRL A, @Ri	0	1	1	0	0	1	1	1	66 ~ 67	1	1	(A) ← (A) XOR ((Ri))	
	XRL A, #data	O d <sub>7</sub>	1 de	1 ds	0 d₄	O da	1 d2	O dı	0 do	64 Byte 2	2	1	(A) ← (A) XOR #data	
ations	XRL direct, A	0 a <sub>7</sub>	1 86	1 as	0 a4	0 83	0 a <sub>2</sub>	1 a1	0 80	62 Byte 2	2	1	(direct) ← (direct) XOR (A)	
ogical operations	XRL direct, #data	0 a7 d7	1 as ds	1 86 ds	0 84 d4	O as ds	0 a2 d2	1 aı dı	1 ao do	63 Byte 2 Byte 3	3	2	(direct) (direct) XOR #data	
ارق	CLR A	1	1	1	0	0	1	0	0	E4	1	1	(A) ← O	
	CPL A	1	1	1	1	0	1	0	0	F4	1	1	$(A) \leftarrow (\tilde{A})$	
	RLA	0	0	1	0	0	0	1	1	23	1	1	A7 A6 A5 A4 A3 A2 A1 A0  The contents of the accumulator are rotated left by one bit.	
	RLC A	0	0	1	1	0	0	1	1	33	1	1	The contents of the accumulator and carry are rotated left by one bit.	
	RR A	0	0	0	0	0	0	1	1	03	1	1	The contents of the accumulator are rotated right by one bit.	
	RRC A	0	0	0	1	0	0	1	1	13	1	1	C A7 A6 A5 A4 A3 A7 A1 A6  The contents of the accumulator and carry are rotated right by one bit.	
	SWAP A	1	1	0	0	0	1	0	0	C4	1	1	(A3 ~ 0) = (A7 ~ 4)	

## ● MSM80C31F/80C51F ●

# INSTRUCTION SET DETAILS (CONT.)

	Instruction Code									Hexa-	5.4-	Cuala	Evalenation		
	Mnemonic	D۲	Dв	D5	D٠	Dз	D2	D١	D٥	decimal		Cycle	Explanation		
	MOV A, Rn	1	1	1	0	1	N2	n ı	Пo	E8 ~ EF	1	1	(A) ← (Rn)		
	MOV A, direct	1 a,	1 as	1 as	0 a4	0 83	1 82	0 a 1	1 a <sub>0</sub>	E5 Byte 2	2	1	(A) (direct)		
	MOVA, @Ri	1	1	1	0	0	1	1	1	E6 ~ E7	1	1	(A) ← ((Ri))		
	MOV A, #data	O d7	1 de	1 ds	1 d4	0 d3	1 d₂	O dı	O do	74 Byte 2	2	1	(A) #data		
	MOV Rn, A	1	1	1	1	1	n <sub>2</sub>	'nı	пo	F8 ~ FF	1	1	(Rn) — (A)		
	MOV Rn, direct	1 a7	0 as	1 85	0 84	1 a3	N 2 812	Πı aı	No Bo	A8 ~ AF Byte 2	2	2	(Rn) ← (direct)		
	MOV Rn, #data	O d7	1 de	1 ds	1 d4	1 d3		Πı dı	no do	78 ~ 7F Byte 2	2	1	(Rn) — #data		
	MOV direct, A	1 a <sub>7</sub>	1 as	1 as	1 a4	0 аз	1 a2	0 81	1 a <sub>0</sub>	F5 Byte 2	2	1	(direct) — (A)		
	MOV direct, Rn	1 a,	O as	0 <b>a</b> s	0 a4	1 a3		nı aı	no ao	88 ~ 8F Byte 2	2	2	(direct) (Rn)		
	MOV direct 1, direct 2	1 a3 a3	O ai ai	O aš aļ	0 a3 a1	0 a3 a3		0 a? a!	1 a8 a8	85 Byte 2 Byte 3	3	2	(direct 1) — (direct 2)		
ısfer	MOV direct, @Ri	1 a <sub>7</sub>	0 a <sub>6</sub>	0 85	0 a4	0 83	1 a <sub>2</sub>	1 aı	1 a <sub>o</sub>	86 ~ 87 Byte 2	2	2	(direct) ← ((Ri))		
Data transfer	MOV direct, #data	O ar dr	1 as ds	1 as ds	1 a4 d4	0 a3 d3	1 a <sub>2</sub> d <sub>2</sub>		1 ao do	75 Byte 2 Byte 3	3	2	(direct) — #data		
	MOV @Ri, A	1	1	1	1	0	1	1	1	F6 ~ F7	1	1	((Ri)) — A		
	MOV @Ri, direct	1 a7	0 as	1 as	0 a4	0 as	1 a <sub>2</sub>	1 a1	1 ao	A6 ~ A7 Byte 2	2	2	((Ri)) — (direct)		
	MOV @Ri, #data	O d7	1 de	. 1 ds	1 d4	0 d3	1 d <sub>2</sub>	1 dı	1 do	76 ~ 77 Byte 2	2	1	((Ri))		
	MOV DPTR, #data 16						d₂ d₁₀			90 Byte 2 Byte 3	3	2	(DPTR) ← #data₁s		
	MOVC A, @A+ DPTR	1	0	0	1	0	0	1	1	93	1	2	(A) ((A) + (DPTR))		
	MOVC A, @A+PC	1	0	0	0	0	0	1	1	83	1	2	$(PC) \leftarrow (PC) + 1, (A) \leftarrow ((A) + (PC))$		
	MOVX A, @Ri	1	1	1	0	0	0	1	1	E2 ~ E3	1	2	(A) ← ((Ri)) External RAM		
	MOVX A, @DPTR	1	1	1	0	0	0	0	0	EO	1	2	(A) — ((DPTR)) External RAM		
	MOVX @Ri, A	1	1	1	1	0	0	1	1	F2~F3	1	2	((Ri)) ← (A) External RAM		
	MOVX @DPTR, A	1	1	1	1	0	0	0	0	F0	1	2	((DPTR)) — (A) External RAM		
	PUSH direct	1 a,	1 a6	0 as	0 a4	0 a3	0 a <sub>2</sub>	0 a 1	O ao	C0 Byte 2	2	2	(SP) ← (SP) + 1 ((SP)) ← (direct)		
	POP direct	1 a	1 ae	0 as	1 a4	0 a3	O a2	0 a,	0 a <sub>0</sub>	D0 Byte 2	2	2	(direct) ← ((SP)) (SP) ← (SP) – 1		
	XCH A, Rn	1	1	0	0	1	n 2	n۱	no	C8 ~ CF	1	1	(A) <u></u> (Rn)		
	XCH A, direct	1 a	1 a.	0 as	0 a4	0 a <sub>3</sub>	1 a <sub>2</sub>	0 a,	1 ao	C5 Byte 2	2	1	(A) = (direct)		

#### ---- MSM80C31F/80C51F ◆

# INSTRUCTION SET DETAILS (CONT.)

	Mnemonic	Instruction Code	Hexa- Ryte	Cycle	Explanation	
	Willemonic	D7 D6 D6 D4 D3 D2 D1 D0	decimal	0,010		
Data transfer	XCH A, @Ri	1 1 0 0 0 1 1 1	C6 ~ C7 1	1	(A) <u></u> ((Ri))	
Data	XCHD A, @Ri	1 1 0 1 0 1 1 1	D6 ~ D7 1	1	$(A_3 - o) \stackrel{\sim}{\longrightarrow} ((Ri_3 - o))$	
	CLRC	1 1 0 0 0 0 1 1	C3 1	1	(C) ←0	
	CLR bit	1 1 0 0 0 0 1 0 b7 b8 b5 b4 b3 b2 b1 b0	C2 2 Byte 2	1	(bit) ← 0	
	SETBC	1 1 0 1 0 0 1 1	D3 1	1	(C) ← 1	
Ę	SETB bit	1 1 0 1 0 0 1 0 b7 b6 b5 b4 b3 b2 b1 b0	D2 2 Byte 2	1	(bit) 1	
latic	CPL C	1 0 1 1 0 0 1 1	B3 1	1	(C) (Č)	
тапір	CPL bit	1 0 1 1 0 0 1 0 b7 b6 b5 b4 b3 b2 b1 b0	B2 2 Byte 2	1	(bit) — (bīt)	
riable	ANL C, bit	1 0 0 0 0 0 1 0 b7 b6 b5 b4 b3 b2 b1 b0	82 2 Byte 2	2	(C) ← (C) AND (bit)	
Boolean variable manipulation	ANL C,/bit	1 0 1 1 0 0 0 0 b7 b6 b6 b4 b3 b2 b1 b0	B0 2 Byte 2	2	(C) ← (C) AND (bit)	
8 8	ORL C, bit	0 1 1 1 0 0 1 0 b7 b6 b5 b4 b3 b2 b1 b0	72 2 Byte 2	2	(C) — (C) OR (bit)	
	ORL C,/bit	1 0 1 0 0 0 0 0 b7 b6 b5 b4 b3 b2 b1 b0	A0 2 Byte 2	2	(C) — (C) OR (bit)	
	MOV C, bit	1 0 1 0 0 0 1 0 b7 b6 b5 b4 b3 b2 b1 b0	A2 2 Byte 2	1	(C) ← (bit)	
	MOV bit, C	1 0 0 1 0 0 1 0 b7 b6 b5 b4 b3 b2 b1 b0	92 2 Byte 2	2	(bit) ← (C)	
	ACALL addr 11	a 10 a 20 a 3 1 0 0 0 1 a 7 a 6 a 5 a 4 a 3 a 2 a 1 a 0	Byte 1 2 Byte 2	2	(PC) → (PC) + 2 (SP) → (SP) + 1 ((SP)) → (PC7 ~ o) (SP) → (SP) + 1 ((SP)) → (PC15 ~ a) (PC) → page address	
Buit	LCALL addr 16	0 0 0 1 0 0 1 0 a15 a14 a15 a12 a11 a10 a9 a6 a7 ae a5 a4 a3 a2 a1 a0		2	(PC) - (PC) + 3 (SP) - (SP) + 1 $((SP)) - (PC_7 \sim 0)$ (SP) - (SP) + 1 $((SP)) - (PC_{15} \sim 0)$ $(PC) - addr_{15} \sim 0$	
Program branching	RET	0 0 1 0 0 0 1 0	22 1	2	(PC <sub>15</sub> ~ a) ~ ((SP)) (SP) ~ (SP) − 1 (PC <sub>7</sub> ~ a) ~ ((SP)) (SP) ~ (SP) − 1	
Prc	RETI	0 0 1 1 0 0 1 0	32 1	2	$(PC_{15} \sim a) - ((SP))$ (SP) - (SP) - 1 $(PC_7 \sim a) - ((SP))$ (SP) - (SP) - 1	
	AJMP addr 11	810 89 88 0 0 0 0 1 87 86 85 84 83 82 81 8	Byte 1 2 Byte 2	2	(PC) — (PC) + 2 (PC₁₀ ~ ₀) — page address	
***	LJMP addr 16	0 0 0 0 0 0 1 0 a 15 a 14 a 13 a 12 a 11 a 10 a 9 a a 7 a 6 a 5 a 4 a 3 a 2 a 1 a	Byte 2	2	(PC) — addr₁₅ ~ o	

#### ● MSM80C31F/80C51F ●

## **INSTRUCTION SET DETAILS (CONT.)**

		Instruction Code								Hexa-			Funlanation		
	Mnemonic	D۲	De	D <sub>5</sub>	D۵	Dэ	D2	D١	Do	decimal	Byte	Cycle	Explanation		
	SJMP rel	1 17	O re	O <b>r</b> s	0 r4	O F3	O [2	0 [1	0 <b>r</b> o	80 Byte 2	2	2	(PC) (PC) + 2 (PC) (PC) + rel		
	JMP @A+DPTR	0	1	1	1	0	0	1	1	73	1	2	(PC) (A) + (DPTR)		
	JZ rel	0 r <sub>7</sub>	1 re	1 r <sub>5</sub>	0 [4	O ra	0 f2	0 rı	O ro	60 Byte	2	2	(PC) ← (PC) + 2 IF (A) = 0 THEN (PC) ← (PC) + rel		
	JNZ rel	0 r <sub>7</sub>	1 Ге	1 [5	1 [4	О <b>г</b> з	0 r <sub>2</sub>	0 rı	O ro	70 Byte 2	2	2	(PC) ← (PC) + 2 IF (A) ≠ 0 THEN (PC) ← (PC) + rel		
	JC rel	0 r <sub>7</sub>	1 re	O fs	0 [4	0 r3	0 F2	0 rı	O r₀	40 Byte 2	2	2	(PC) ← (PC) + 2 IF (C) ≠ 1 THEN (PC) ← (PC) + rel		
	JNC rel	0 r <sub>7</sub>	1 re	0 rs	1 F4	0 r3	0 F2	0 r:	O ro	50 Byte 2	2	2	(PC) ← (PC) + 2 IF (C) ≠ 0 THEN (PC) ← (PC) + rel		
	JB bit, rel	0 b7 f7	O be re	1 bs rs	0 b4 r4	0 b <sub>3</sub>	0 b <sub>2</sub> r <sub>2</sub>	0 b1	O bo ro	20 Byte 2 Byte 3	3	2	(PC) (PC) + 3 IF (bit) = 1 THEN (PC) (PC) + rel		
Program branching	JNB bit, rel	0 b <sub>7</sub>	O bs rs	1 bs rs	1 b4 r4	0 b <sub>3</sub> r <sub>3</sub>	0 b <sub>2</sub> r <sub>2</sub>	0 b <sub>1</sub> r <sub>1</sub>	O bo ro	30 Byte 2 Byte 3	3	2	(PC) ← (PC) + 3 IF (bit) = 0 THEN (PC) ← (PC) + rel		
	JBC bit, rel	0 b7 f7	O bs rs	O bs fs			0 b2 r2	0 b1 r1	o do	10 Byte 2 Byte 3	3	2	(PC) ← (PC) + 3 IF (bit) = 1 THEN (bit) ← 0 (PC) ← (PC) + rel		
	CJNE A, direct, rel	1 a7 F7	O as re	1 as rs	1 a4 f4	О аз гз	1 a2 f2	0 aı rı	1 ao ro	B5 Byte 2 Byte 3	3	2	(PC) ← (PC) + 3 IF (direct) < (A) THEN (PC) ← (PC) + rel and (C) ← 0 IF (direct) > (A) THEN (PC) ← (PC) + rel and (C) ← 1		
	CJNE A, #data, rel			1 ds rs					O do ro	B4 Byte 2 Byte 3	3	2	(PC) ← (PC) + 3 IF #data < (A) THEN (PC) ← (PC) + rel and (C) ← 0 IF #data > (A) THEN (PC) ← (PC) + rel and (C) ← 1		
	CJNE Rn, #data, rel	1 d7 f7	O de re	1 ds rs						B8 ~ BF Byte 2 Byte 3	3	2	(PC) ← (PC) + 3 IF #data < (Rn) THEN (PC) ← (PC) + rel and (C) ← 0 IF #data > (Rn) THEN (PC) ← (PC) + rel and (C) ← 1		
	CJNE @Ri, #data, rel	1 d7 F7	O de re	1 ds rs	_		1 d2 r2		1 do fo	B6 ~ B7 Byte 2 Byte 3	3	2	(PC) ← (PC) + 3 IF #data < ((Rii)) THEN (PC) ← (PC) + rel and (C) ← 0 IF #data > ((Rii)) THEN (PC) ← (PC) + rel and (C) ← 1		
	DJNZ Rn, rel	1 17	1 fe	O F5	1 [4	1 F3	N2 F2	n: fi	no ro	D8 ~ DF Byte 2	2	2	(PC) ← (PC) + 2 (Rn) ← (Rn) − 1 IF (Rn) ≠ 0 THEN (PC) ← (PC) + rel		
	DJNZ direct, rel	1 a7 f7	1 as	0 8s 1s	1 a4 f4	0 83 f3	1 82 F2	O aı rı	1 ao ro	D5 Byte 2 Byte 3	3	2	(PC) ← (PC) + 3 (direct) ← (direct) – 1 IF (direct) ≠ 0 THEN (PC) ← (PC) + rel		
	NOP	0	0	0	0	0	0	0	0	00	1	1	(PC) ← (PC) + 1		

# ■ MSM80C31F/80C51F ◆

# NOTES ON THE INSTRUCTION SET AND THE ADDRESSING MODES

Rn	<ul> <li>Register R7-R0 of the currently selected Register Bank.</li> </ul>
direct	- 8-bit internal data location's address. This could be an Internal Data RAM location (0 – 127) or a SFR [i.e., I/O port, control register, status register, etc. (128 – 255)].
@Ri	8-bit internal data RAM location (0 – 255) addressed indirectly through register R1 or R0.
#data	<ul> <li>8-bit constant included in instruction.</li> </ul>
#data 16	<ul> <li>16-bit constant included in instruction.</li> </ul>
addr 16	- 16-bit destination address. Used by
	LCALL & LJMP. A branch can be anywhere within the 64K-byte Program Memory address space.
addr 11	<ul> <li>11-bit destination address. Used by ACALL &amp; AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of</li> </ul>
rel	the following instruction.  Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following
bit	instruction.  Direct Addressed bit in Internal Data RAM or Special Function Register

## INSTRUCTIONS THAT AFFECT FLAG SETTINGS:

INSTRUCTION	FLAG			INSTRUCTION	F	LAG
	С	ΟV	AC		С	OV AC
ADD	X	Х	X	CLR C	0	
ADDC	X	X	X	CPL C	X	
SUBB	Х	Х	Х	ANL C, bit	X	
MUL	0	х		ANL C,/bit	X	
DIV	0	X		ORL C, bit	X	
DA	X			ORL C, /bit	х	77
RRC	Х			MOV C, bit	x	
RLC	X			CJNE	X	1
SETB C	T					

Note that operations on SFR byte address 208 or bit addresses 208-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.