Connor Aksama EE 371 February 12, 2023 Lab 4 Report

Procedure

This lab is comprised of two tasks. The first task involved implementing a bit counting algorithm in hardware using a given ASMD chart. The second task involved designing a binary search algorithm using an ASMD chart, then implementing the algorithm in hardware.

Task 1

I approached this task by first planning out the division between functionality in the controller and the datapath of the hardware implementation. I determined what signals would need to be output from the controller to the datapath, how those signals would affect the data flow, and what feedback would be sent back to the controller. The controller would handle FSM states and transitions, sending signals to the datapath module indicating which state it was currently in. The datapath module would then modify its internally stored data while outputting intermediate results and send feedback to the controller whether the process was complete or not.

After deciding what would be contained within each component of the system, these modules were implemented in Verilog, then simulated and verified using ModelSim.




Figure 1. Top-Level Block Diagram for Lab 4 Task 1.




Figure 2. ASMD chart showing the bit counting algorithm.

Task 2

I approached this task by first planning out the high-level algorithm for the binary search. I then drafted an ASM chart to detail each state and the decisions to make at each one. Next, I converted this chart to an ASMD chart by deciding how values would be stored in registers and thinking about when each register would hold a valid value at each state to determine FSM states and timing for transitions between states.

After this ASMD chart was created, similarly to Task 1, distinctions were made between what would belong in a controller module and a datapath module.

These modules were then implemented in Verilog, then tested and simulated in ModelSim before being uploaded and tested on hardware.




Figure 3. Top-Level Block Diagram for Lab 4 Task 2.




Figure 4. ASMD chart for the Lab 4 Task 2 Design.

Results

Task 1

The following are screenshots from ModelSim simulations for each module used in the bit counter design.




Figure 5. ModelSim Waveform for the Task 1 controller testbench.

This testbench shows the transitions between each of the states in the ASMD chart. After resetting, the system stays in the load state until the start signal is asserted. Following this, the load signal is raised until the done signal is asserted. After this, the controller remains idle until the start signal is lowered, at which point the controller returns to the start state.




Figure 6. ModelSim Waveform for the Task 1 datapath testbench.

This testbench shows how the internal data of the datapath module is manipulated given external signals from a controller module. While the load signal is asserted, the module samples the input number and holds the count at 0. Once the load signal is low and the right shift signal is high, the process of right shifting and counting bits begins and stops and outputs done once the internal number reaches 0 where it stays until the load signal is asserted again.




Figure 7. ModelSim Waveform for the Bit Counting module.

This testbench shows the behavior of the design with the controller and datapath modules connected. A number is loaded into the module with the start signal lowered with the result remaining at 0. Once the start signal is asserted, the result begins to increment until the final answer is reached. The system then stays at this state until start is lowered. At this point the next number is loaded in, the result reset, and the process begins again.




Figure 8. ModelSim Waveform for the Task 1 top-level design module

This testbench shows the correct functionality for the system when connected to the external ports of the board. The testing process is identical to the one shown in Figure 7, except with input and output signals coming from or going to the board's peripherals.

See Figure 13 for the testbench of the double seven-segment display module.

Task 2




Figure 9. ModelSim Waveform for the Task 2 controller module.

This testbench illustrates the state transitions of the controller module in response to sample feedback from a connected datapath module. On reset, the module outputs the load signal. When the start signal is raised, the controller begins oscillating between a signal to try the current bit index (S) and loading in a value from RAM. Once the equality signal or the zero signal is raised, the controller goes idle until the start signal is lowered.



Figure 10. ModelSim Waveform for the Task 2 datapath module.

This testbench shows how data is manipulated in response to signals from a sample connected controller module. On a load signal, the input number is loaded. Then as input signals oscillate between signals to load a value from the connected RAM and to try the current bit index, the output result is shown being updated as the target value is being approached. If the value is found, the module outputs a found signal, and a not found signal otherwise.




Figure 11. ModelSim Waveform for the binary search module.

This testbench shows the behavior of the design with the controller and datapath modules connected. A number is loaded into the module with the start signal lowered with the result remaining at its start value. Once the start signal is asserted, the result begins to change until the search terminates. The

system then stays at this state until start is lowered. At this point the next number is loaded in, the result reset, and the process begins again.




Figure 12. ModelSim Waveform for the Task 2 top-level design module

This testbench shows the correct functionality for the system when connected to the external ports of the board. The testing process is identical to the one shown in Figure 11, except with input and output signals coming from or going to the board's peripherals.

For conciseness, HEX displays are encoded in hexadecimal. Use the following table to convert from hexadecimal code to the corresponding seven segment display:

ModelSim Hexadecimal	Seven Segment Display
Code	Character
40	0
79	1
24	2
30	3
19	4
12	5
02	6
78	7
00	8
10	9
08	A
03	b
27	С
21	d
06	E
0e	F

Table 1. Conversion between hexadecimal values shown in ModelSim and the character shown on a seven-segment display.




Figure 13. ModelSim Waveform for the Double Seven Segment Display module testbench.

This waveform demonstrates the two digit, hexadecimal display given any number from 0x00 to 0xff. Refer to Table 1 to decode the hexadecimal values to their corresponding characters.

Final Product

The overarching goal of this lab was to gain experience designing, interpreting, and implementing ASMD charts. The main result of Task 1 was a module that implemented a bit counting algorithm using a given ASMD chart. This system would load in an 8-bit number inputted by a user via an array of switches, and when a start signal was triggered with another switch, the number of '1' bits in the number would be shown on the HEX display along with an LED signal indicating whether the process was complete or not.

In Task 2, a binary search algorithm was created using an ASMD chart, then implemented in hardware. This system would take in a target value inputted by a user via an array of switches, and when a start signal was triggered with another switch, the index of the target value in a preprogrammed RAM module would be shown on the HEX display along with LED signals indicating whether the value was successfully found in the RAM or not.

Appendix: SystemVerilog Code

(See next page)

```
/**********
 1
 2
 3
    bc ctrl.sv
 4
     ***********
 5
 6
 7
8
     * Connor Aksama
9
     * 02/12/2023
     * CSE 371
10
11
     * Lab 4
12
     * /
13
     /**
14
15
     * Controller module for the bit counting system.
16
17
      * Inputs:
18
            start [1 bit] - Signal to begin the binary searching process. While start is 0
      and the algo is not in progress,
19
                            the input value num is loaded into the system. When start is 1,
      the algo begins. Once the search
20
                            is complete, the next value of num will be loaded once start is
     lowered to 0.
21
            done [1 bit] - 1 if the algo is complete, 0 o.w.
             clk [1 bit] - The clock to use for this module.
22
23
            reset [1 bit] - Resets the system to its initial state before the search process
     has started.
24
25
     * Outputs:
26
            load A [1 bit] - 1 if A should be sampled from the user during this cycle, 0 o.w.
27
            rs A [1 bit] - 1 if the next bit of the num should be counted, 0 o.w.
28
    * /
    module bc ctrl (
29
30
         output logic load A, rs A
31
         ,input logic start, done, clk, reset
32
         );
33
34
         typedef enum logic [1:0] { s load, s count, s done } state;
35
36
         state ps, ns;
37
38
         logic start reg;
39
40
         always comb begin
41
             // Handle state transitions
42
             case (ps)
43
                 s load: begin
44
                     if (start reg) begin
45
                        ns = s_count;
46
                     end else begin
47
                        ns = s load;
48
                     end
49
                 end
50
51
                 s count: begin
52
                     if (done) begin
53
                        ns = s done;
54
                     end else begin
55
                         ns = s count;
56
                     end
57
                 end
58
59
                 s done: begin
60
                     if (!start reg) begin
61
                        ns = s load;
62
                     end else begin
63
                         ns = s_done;
64
                     end
65
                 end
```

```
67
               endcase
 68
 69
               // Control signals
 70
               load A = (ps == s load);
               rs_A = (ps == s count);
 71
 72
 73
          end
 74
 75
           always ff @(posedge clk) begin
 76
               // Register state, start
 77
               if (reset) begin
 78
                   ps <= s load;
 79
               end else begin
 80
                   ps <= ns;
 81
               end
 82
 83
               start reg <= start;</pre>
 84
          end
 85
 86
      endmodule // bc ctrl
 87
 88
      /*
 89
       * Testbench to test the functionality of the bc ctrl module
 90
 91
      module bc ctrl testbench();
 92
 93
          logic start, done, clk, reset, load_A, rs_A;
 94
 9.5
          bc ctrl dut (.*);
 96
 97
          parameter CLOCK PERIOD = 100;
 98
          initial begin
 99
               clk \leq 0;
100
               forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
101
          end
102
103
          initial begin
104
               integer i;
105
               // Hold in start state
106
               @(posedge clk) reset <= 1'b1; start <= 1'b0; done <= 1'b0;
107
               @(posedge clk); reset <= 1'b0;</pre>
108
               @(posedge clk);
109
110
               // Start algo
               for (i = 0; i < 15; i++) begin
111
112
                   @(posedge clk) start <= 1'b1;</pre>
113
               end
114
115
               // Hold in done state
116
               for (i = 0; i < 5; i++) begin
117
                   @(posedge clk) done <= 1'b1;</pre>
118
               end
119
120
               // Back to start state
121
               start <= 1'b0;
122
               for (i = 0; i < 5; i++) begin
123
                   @(posedge clk);
124
               end
125
126
               // Start algo
127
               start <= 1'b1;
128
               for (i = 0; i < 5; i++) begin
129
                   @(posedge clk);
130
               end
131
132
               $stop;
133
          end
134
```

66

```
135
      endmodule // bc ctrl testbench
136
      /*********
137
138
139
     bc data.sv
140
      ***********
141
142
143
     * Connor Aksama
144
145
      * 02/12/2023
      * CSE 371
146
147
      * Lab 4
      */
148
149
      /**
150
151
      * Datapath module for the bit counting system.
152
153
       * Inputs:
154
             a in [8 bit] - The number to bit count. Latched when load A is 1.
155
             load A [1 bit] - 1 if a in should be sampled, 0 o.w.
156
             rs A [1 bit] - 1 if the next bit should be counted, 0 o.w.
157
             clk [1 bit] - The clock to use for this module.
158
      * Outputs:
159
160
             done [1 bit] - 1 if the algo is complete, 0 o.w.
161
             count [4 bit] - The number of 1s in the sampled a in number. Valid if and only
      if done is 1.
162
     * /
     module bc data (
163
164
          output logic done
165
          ,output logic [3:0] count
166
          ,input logic load A, rs A, clk
167
          ,input logic [7:0] a in
168
          );
169
170
          logic [7:0] A;
171
          logic [3:0] result;
172
173
          always_ff @(posedge clk) begin
174
              if (load A) begin
175
                 // Sample A
176
                  result <= 4'b0;
177
                  A <= a in;
178
              end
179
180
             if (rs A) begin
181
                  // RS and count
182
                  A <= A >> 1;
183
                  if (A[0] == 1'b1) begin
184
                      result <= result + 1'b1;</pre>
185
                  end
186
              end
187
188
              done \leftarrow (A == 0);
189
              count <= result;</pre>
190
          end
191
192
      endmodule // bc data
193
194
195
       * Testbench to test the functionality of the bc data module.
196
      */
197
      module bc data testbench();
198
199
          logic done, load A, rs A, clk;
200
          logic [3:0] count;
201
          logic [7:0] a_in;
202
```

```
203
          bc data dut (.*);
204
205
          parameter CLOCK PERIOD = 100;
206
          initial begin
207
              clk <= 0;
208
              forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
209
          end
210
211
          initial begin
212
              integer i;
213
              // Load value, hold in start
214
              @(posedge clk) {load A, rs A} <= 2'b10; a in <= 8'b10011111;
215
              @(posedge clk);
216
              @(posedge clk);
217
              @(posedge clk);
218
              @(posedge clk);
219
              // Begin algo
220
              for (i = 0; i < 15; i++) begin
                  @(posedge clk) {load_A, rs A} <= 2'b01;</pre>
221
222
223
              // Load value
224
              @(posedge clk) {load A, rs A} <= 2'b10; a in <= 8'b00000000;</pre>
225
              @(posedge clk);
226
              @(posedge clk);
227
              @(posedge clk);
228
              @(posedge clk);
229
              // Begin
230
              for (i = 0; i < 15; i++) begin
231
                  @(posedge clk) {load_A, rs_A} <= 2'b01;</pre>
232
              end
233
234
              $stop;
235
          end
236
237
      endmodule
238
      /**********
239
240
241
     bit_counter.sv
242
      ***********
243
244
245
246
      * Connor Aksama
247
      * 02/12/2023
248
      * CSE 371
      * Lab 4
249
250
      */
251
252
253
      * Instantiates the controller and datapath modules and defines connections.
254
255
       * Inputs:
256
             num [8 bit] - Number to bit count.
257
              start [1 bit] - Signal to begin the bit counting algo. While start is 0 and the
       algo is not in progress,
258
                              the input value num is loaded into the system. When start is 1,
       the algo begins. Once the algo
259
                              is complete, the next value of num will be loaded once start is
       lowered to 0.
260
              clk [1 bit] - The clock to use for this module.
261
              reset [1 bit] - Resets the system to its initial state before the algo has
       started.
262
263
       * Outputs:
       * result [4 bit] - The number of 1s in the sampled num. This result value is valid if
264
       and only if done is raised.
265
                          If found and not found are 0, the search is not complete.
       * done [1 bit] - 1 if the algo is complete, 0 o.w.
266
```

```
267
268
     module bit counter(
269
          output logic [3:0] result
270
          ,output logic done
271
          ,input logic [7:0] num
          ,input logic start, clk, reset
272
273
     );
274
275
          // Controller module
276
          // In: start, done, clk, reset
277
          // Out: load A, rs A
278
          logic load A, rs A, d;
279
          bc ctrl controller (
280
                .load A(load A)
281
               .rs A(rs A)
               ,.start(start)
282
               ,.done(d)
283
284
               ,.clk(clk)
285
               , .reset(reset)
286
          );
287
288
          // Datapath module
289
          // In: load A, rs A, a in, clk
290
          // Out: done, count
291
          bc data datapath (
292
               .done(d)
               ,.count(result)
293
294
               ,.load_A(load_A)
295
               ,.rs A(rs A)
296
               ,.a in(num)
297
               ,.clk(clk)
298
          );
299
300
          assign done = d;
301
302
      endmodule // bit counter
303
304
305
       * Testbench to test the functionality of the bit counter module.
306
       * /
307
      module bit counter testbench();
308
309
          logic [3:0] result;
310
          logic done;
311
          logic [7:0] num;
312
          logic start, clk, reset;
313
314
          bit counter dut (.*);
315
316
          parameter CLOCK PERIOD = 100;
317
          initial begin
318
              clk <= 0;
319
               forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
320
          end
321
322
          initial begin
323
              integer i;
324
               // Load value
325
               @(posedge clk) reset <= 1; num <= 8'b10000001; start <= 0;
326
              @(posedge clk) reset <= 0;</pre>
327
              @(posedge clk);
328
              @(posedge clk);
329
              @(posedge clk);
330
               // Start count
331
              @(posedge clk) start <= 1;</pre>
332
333
              for (i = 0; i < 16; i++) begin
334
                   @(posedge clk);
335
              end
```

```
336
              // Load value
337
              @(posedge clk) start <= 0; num <= 8'b0;</pre>
338
              @(posedge clk);
339
              @(posedge clk);
340
             @(posedge clk);
341
              // Start count
342
              @(posedge clk) start <= 1;</pre>
343
             for (i = 0; i < 5; i++) begin
344
                  @(posedge clk);
345
              end
346
347
              @(posedge clk);
348
              @(posedge clk);
349
350
              $stop;
351
          end
352
353
      endmodule // bit counter testbench
354
      /*********
355
356
357
      DE1 SoC task1.sv
358
      ************
359
360
361
      * Connor Aksama
362
      * 02/12/2023
363
364
      * CSE 371
365
      * Lab 4
366
     * /
367
     /**
368
      * Top-level module for Lab 4 Task 1. Instantiates binary search module and connects I/O
369
       to peripherals.
370
371
      * Inputs:
372
       * SW [10 bit] - The 10 onboard switches, respectively.
373
       * KEY [4 bit] - The 4 onboard keys, respectively.
374
       * CLOCK 50 [1 bit] - The system clock to use for this module.
375
376
       * Outputs:
377
       * HEX0 [7 bit] - Data to show on the HEX0 display, formatted in standard 7 segment
       display format.
378
      * LEDR [10 bit] - Signal to output to 10 onboard LEDs, respectively.
      * /
379
380
     module DE1 SoC task1 (
381
          output logic [6:0] HEX0
382
          ,output logic [9:0] LEDR
383
          ,input logic [3:0] KEY
384
          ,input logic [9:0] SW
385
          ,input logic CLOCK 50
386
          );
387
388
         // Bit counting module
389
         // In: num, start, clk, reset
390
          // Out: result, done
          logic [3:0] result;
391
392
          bit counter bc (
393
              .result(result)
              ,.num(SW[7:0])
394
395
              ,.done(LEDR[9])
396
              ,.start(SW[9])
397
              ,.clk(CLOCK 50)
398
              ,.reset(~KEY[0])
399
          );
400
401
          // Seven-Segment display
          // In: num
402
```

```
403
          // Out: HEX0, HEX1(unused)
404
          double seg7 res display (.HEX0(HEX0), .HEX1(), .num({4'b0, result}));
405
406
      endmodule // DE1 SoC task1
407
408
     /*
409
      * Testbench to test the functionality of the DE1 SoC task1 module.
410
      * /
411
     module DE1 SoC task1 testbench();
412
413
          logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
414
          logic [9:0] LEDR;
415
          logic [3:0] KEY;
          logic [9:0] SW;
416
417
          logic CLOCK 50, clk;
418
419
          assign CLOCK 50 = clk;
420
421
          DE1 SoC task1 dut (.*);
422
423
          parameter CLOCK PERIOD = 100;
424
          initial begin
425
              clk <= 0;
426
              forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
427
          end
428
429
          initial begin
430
              integer i;
431
432
              // Load value
              @(posedge clk) KEY[0] <= 1'b0; SW[7:0] <= 8'b100000001; SW[9] <= 0;</pre>
433
434
              @(posedge clk); KEY[0] <= 1'b1;</pre>
435
              // Start count
436
              @(posedge clk) SW[9] \le 1;
437
438
              for (i = 0; i < 16; i++) begin
439
                  @(posedge clk);
440
441
              // Load value
442
              @(posedge clk) SW[9] <= 0; SW[7:0] <= 8'b0;</pre>
443
              @(posedge clk);
444
              // Start count
445
              @(posedge clk) SW[9] <= 1;
446
              for (i = 0; i < 5; i++) begin
447
                  @(posedge clk);
448
              end
449
450
              @(posedge clk);
451
              @(posedge clk);
452
453
              $stop;
454
          end
455
456
      endmodule // DE1 SoC task1 testbench
457
      /**********
458
459
460
      double seg7.sv
461
      ***********
462
463
464
465
      * Connor Aksama
466
      * 02/12/2023
467
      * CSE 371
468
      * Lab 4
469
     * /
470
      /**
471
```

```
472
       * Defines data for 2-digit hexadecimal HEX display given a 8-bit unsigned integer
473
474
      * Inputs:
475
         num [8 bit] - An unsigned integer value [0x0-0x7F] to display
476
477
       * Outputs:
478
       * HEX0 [7 bit] - A HEX display for the least significant digit of the input num,
      formatted in standard seven segment display format
      * HEX1 [7 bit] - A HEX display for the most significant digit of the input num,
      formatted in standard seven segment display format
480
481
     module double seq7(
482
          output logic [6:0] HEX0, HEX1
483
          ,input logic [7:0] num
484
          );
485
486
          // Drive HEX output signals given num
487
          always comb begin
488
              // Light HEXO using LSD of num
489
              case (num[3:0])
490
                  //
                        Light: 6543210
491
                  0: \text{HEXO} = ~7'b01111111; // 0
492
                   1: HEXO = ~7'b0000110; // 1
                   2: HEXO = ~7'b1011011; // 2
493
                  3: HEXO = ~7'b1001111; // 3
494
                  4: HEXO = ~7'b1100110;
495
                                          // 4
496
                  5: HEX0 = ~7'b1101101;
497
                  6: HEXO = ~7'b11111101;
498
                  7: HEXO = ~7'b0000111; // 7
499
                  8: HEXO = ~7'b11111111; // 8
500
                  9: HEXO = ~7'b1101111; // 9
501
                 10: HEXO = ~7'b1110111; // A
502
                 11: HEXO = ~7'b11111100; // b
                 12: HEXO = ~7'b1011000; // c
503
                 13: HEXO = ~7'b10111110; // d
504
505
                 14: HEXO = ~7'b11111001;
                                          // E
506
                 15: HEXO = ~7'b1110001;
                                          // F
507
                  default: HEX0 = 7'bX;
508
             endcase
509
510
            // Light HEX1 using MSD of num
511
             case (num >> 4)
512
                 //
                        Light: 6543210
513
                  0: \text{ HEX1} = ~7'b01111111; // 0
                  1: HEX1 = ~7'b0000110; // 1
514
                  2: HEX1 = ~7'b1011011; // 2
515
516
                  3: HEX1 = ~7'b1001111; // 3
                  4: HEX1 = ~7'b1100110;
517
                                          // 5
518
                  5: HEX1 = ~7'b1101101;
519
                  6: HEX1 = ~7'b11111101;
520
                  7: HEX1 = ~7'b0000111; // 7
521
                  8: HEX1 = ~7'b11111111; // 8
522
                  9: HEX1 = ~7'b1101111; // 9
523
                 10: HEX1 = ~7'b1110111; // A
524
                 11: HEX1 = ~7'b11111100; // b
525
                 12: HEX1 = ~7'b1011000; // c
526
                 13: HEX1 = ~7'b10111110; // d
527
                  14: HEX1 = ~7'b1111001;
                                          // E
528
                  15: HEX1 = ~7'b11110001;
                                          // F
529
                  default: HEX1 = 7'bX;
530
             endcase
531
532
          end
533
534
      endmodule // double seg7
535
536
     /*
537
     * Tests the functionality of the double seg7 module.
538
```

```
539
     module double seg7 testbench();
540
541
          logic [6:0] HEX0, HEX1;
542
          logic [7:0] num;
543
544
          double seg7 dut (.HEX0, .HEX1, .num);
545
546
          initial begin
547
548
              integer i;
549
              // Check HEX displays for integers 0x0-0xff
550
551
              for (i = 0; i <= 8'hFF; i++) begin</pre>
552
                  #10 \text{ num} = i;
553
              end
554
              #50;
555
          end
556
557
      endmodule // double seg7 testbench
558
      /*********
559
560
561
     binary search.sv
562
      ***********
563
564
565
566
      * Connor Aksama
567
      * 02/12/2023
568
      * CSE 371
569
      * Lab 4
570
     * /
571
572
573
      * Instantiates the controller and datapath modules and defines connections.
574
575
      * Inputs:
576
             num [8 bit] - An unsigned integer value to search for in the system's RAM.
577
             start [1 bit] - Signal to begin the binary searching process. While start is 0
       and the search is not in progress,
578
                             the input value num is loaded into the system. When start is 1,
       the search begins. Once the search
579
                             is complete, the next value of num will be loaded once start is
       lowered to 0.
580
            clk [1 bit] - The clock to use for this module.
581
             reset [1 bit] - Resets the system to its initial state before the search process
      has started.
582
583
      * Outputs:
584
       * index [5 bit] - The index of the given num in the system's RAM. This index value is
       valid if and only if found is raised.
585
                         If found and not found are 0, the search is not complete.
      ^{\star} found [1 bit] - 1 if the search is complete and num was found in the system's RAM. 0
586
      * not found [1 bit] - 1 if the search is complete and num was not found in the
       system's RAM. O otherwise.
588
      * /
589
      module binary search (
590
          output logic [4:0] index
          ,output logic found, not found
591
          ,input logic [7:0] num
592
593
          ,input logic start, clk, reset
594
         );
595
596
         // Controller Module
597
         // In: a eq t, s_zero, start, clk, reset
         // Out: load_A, try_S
598
599
         logic load_A, try_S, a_eq_t, s_zero;
600
         bs ctrl controller (
```

```
601
                .load A(load A)
602
               ,.try S(try S)
603
               ,.start(start)
604
               ,.a eq t(a eq t)
605
               ,.s_zero(s zero)
606
               ,.clk(clk)
607
               , .reset(reset)
608
          );
609
610
          // Datapath module
611
          // In: A_in (user input), load_A, try_S (from controller), clk
          // Out: index (answer), found, not found (done & success?)
612
613
          bs data datapath (
614
                .index(index)
615
               ,.found(found)
616
               ,.not found (not found)
617
               ,.a_eq_t(a_eq_t)
618
               ,.s_zero(s_zero)
619
               ,.A_in(num)
               ,.load A(load A)
620
621
               ,.try_S(try S)
622
               ,.clk(clk)
623
          );
624
625
      endmodule // binary search
626
627
628
       * The testbench module to test the functionality of the binary search module.
629
      * /
      `timescale 1 ps / 1 ps
630
631
      module binary search testbench();
632
633
          logic [4:0] index;
634
          logic found, not found;
635
          logic [7:0] num;
636
          logic start, clk, reset;
637
638
          binary search dut (.*);
639
640
          parameter CLOCK PERIOD = 100;
641
          initial begin
642
               clk <= 0;
643
               forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
644
          end
645
646
          initial begin
647
               integer i;
648
649
               @(posedge clk) reset <= 1'b1; start <= 1'b0; num <= 11;
650
               @(posedge clk) reset <= 1'b0;</pre>
651
               @(posedge clk);
652
               @(posedge clk);
653
               @(posedge clk) start <= 1'b1;</pre>
654
655
               for (i = 0; i < 15; i++) begin
656
                   @(posedge clk);
657
               end
658
659
               @(posedge clk) start <= 1'b0; num <= 55;
660
               @(posedge clk);
661
               @(posedge clk);
662
               @(posedge clk) start <= 1'b1;</pre>
663
664
               for (i = 0; i < 15; i++) begin
665
                   @(posedge clk);
666
               end
               $stop;
667
668
          end
669
```

```
670
      endmodule // binary search testbench
671
      /**********
672
673
674
     bs ctrl.sv
675
      ***********
676
677
678
679
      * Connor Aksama
680
      * 02/12/2023
      * CSE 371
681
682
      * Lab 4
      * /
683
684
      /**
685
      * Controller module for the binary search system.
687
688
       * Inputs:
689
            start [1 bit] - Signal to begin the binary searching process. While start is 0
       and the search is not in progress,
690
                              the input value num is loaded into the system. When start is 1,
       the search begins. Once the search
                              is complete, the next value of num will be loaded once start is
691
       lowered to 0.
692
             a eq t [1 bit] - 1 if the search is complete and the number was found in RAM, 0
       O.W.
             s_zero [1 bit] - 1 if the search is complete and the number was not found in
693
       RAM, 0 o.w.
694
             clk [1 bit] - The clock to use for this module.
             reset [1 bit] - Resets the system to its initial state before the search process
695
       has started.
696
697
       * Outputs:
698
              load A [1 bit] - 1 if A should be sampled from the user during this cycle, 0 o.w.
              try \overline{S} [1 bit] - 1 if the next bit index of the RAM address should be tested
699
       during this cycle, 0 o.w.
700
      */
701
      module bs_ctrl (
702
          output logic load A, try S
703
          ,input logic start, a eq t, s zero, clk, reset
704
          );
705
706
          typedef enum logic [1:0] { s start, s load, s search, s done } state;
707
708
          state ps, ns;
709
710
          logic start reg;
711
712
          always comb begin
713
              // Handle state transitions
714
              case (ps)
715
716
                  s start: begin
717
                      if (start reg) begin
718
                         ns = s_{load};
719
                      end else begin
720
                          ns = s start;
721
                      end
722
                  end
723
724
                  s load: begin
725
                     ns = s search;
726
                  end
727
728
                  s search: begin
729
                      if (a_eq_t | s_zero) begin
730
                          ns = s_done;
731
                      end else begin
```

```
732
                            ns = s load;
733
                       end
734
                   end
735
736
                   s done: begin
737
                       if (~start_reg) begin
738
                           ns = s_start;
739
                       end else begin
740
                            ns = s done;
741
                       end
742
                   end
743
744
               endcase
745
746
               // Control signals to datapath
747
               load A = (ps == s start);
748
749
               try_S = (ps == s_search);
750
          end
751
752
          always ff @(posedge clk) begin
753
               // Register state and start input
754
               if (reset) begin
755
                   ps <= s_start;</pre>
756
               end else begin
757
                   ps <= ns;
758
               end
759
760
               start_reg <= start;</pre>
761
          end
762
763
      endmodule // bs ctrl
764
765
766
       * Module to test the functionality of the bs_ctrl module
767
768
      module bs ctrl testbench();
769
770
            logic load_A, try_S;
771
          logic start, a_eq_t, s_zero, clk, reset;
772
773
           bs ctrl dut (.*);
774
775
           parameter CLOCK PERIOD = 100;
776
           initial begin
777
                clk <= 0;
778
                 forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
779
            end
780
781
           initial begin
782
                integer i;
783
784
                 // Hold in start state
785
                 start <= 1'b0; a eq t <= 1'b0; s zero <= 1'b0; reset <= 1'b1;
786
                 @(posedge clk) reset <= 1'b0;</pre>
787
                 @(posedge clk);
788
                 @(posedge clk);
789
                 @(posedge clk);
790
                 // Begin the search process
791
                 @(posedge clk) start <= 1'b1;</pre>
792
793
                 for (i = 0; i < 10; i++) begin
794
                     @(posedge clk);
795
                 end
796
                 // Search success
797
                 a eq t <= 1'b1;
798
                 // Hold in done state
799
                 for (i = 0; i < 5; i++) begin
800
                     @(posedge clk);
```

```
801
                end
802
                // Go back to start
803
                start <= 1'b0; a eq t <= 1'b0; s zero <= 1'b0;
                for (i = 0; i < \overline{5}; i++) begin
804
805
                    @(posedge clk);
806
                end
807
                // Search
808
                @(posedge clk) start <= 1'b1;</pre>
809
810
                for (i = 0; i < 10; i++) begin
811
                    @(posedge clk);
812
                end
                // Search failure
813
814
                s zero <= 1'b1;
                for (i = 0; i < 5; i++) begin
815
816
                    @(posedge clk);
817
818
819
                $stop;
820
           end
821
822
      endmodule // bs ctrl testbench
823
      /*********
824
825
826
     bs data.sv
827
      ************
828
829
830
831
      * Connor Aksama
      * 02/12/2023
832
833
      * CSE 371
      * Lab 4
834
835
      * /
836
      /**
837
838
      * Datapath module for the binary search system.
839
840
       * Inputs:
841
              A in [8 bit] - The number to search for in the RAM. Latched when load A is true
842
              load A [1 bit] - 1 if A in should be sampled, 0 o.w.
843
              try S [1 bit] - 1 if the next bit in the index should be tested, 0 o.w.
844
              clk [1 bit] - The clock to use for this module.
845
846
       * Outputs:
             index [5 bit] - The index of the sampled A in value in the RAM. Valid if and
847
       only if found is 1.
848
             a eq t [1 bit] - Feedback if the sampled A in value is equal to the currently
       read value from RAM. 1 if eq, 0 o.w.
             s zero [1 bit] - Feedback if all bits have been tested in the index. 1 if true,
849
       0 o.w.
              found [1 bit] - 1 if the search is complete and the sampled A in was found in
850
             not found [1 bit] - 1 if the search is complete and the sampled A in was not
       found in RAM, 0 o.w.
852
      * /
853
      module bs data (
854
          output logic [4:0] index
855
          ,output logic a_eq_t, s_zero, found, not_found
856
          ,input logic [7:0] A_in
857
          ,input logic load A, try S, clk
858
          );
859
860
          logic [4:0] I, S;
861
          logic [7:0] T, A;
862
863
          // RAM block
          // In: address/I(ndex), clk
864
```

```
865
          // Out: data/wren - unused; q - data
866
          ram32x8 ram (
867
                .address(I)
868
               ,.clock(clk)
869
               ,.data(8'b0)
870
               ,.wren(1'b0)
871
               , \cdot q(T)
872
          );
873
874
          assign a eq t = (A == T);
875
          assign s zero = (S === '0);
876
877
          always ff @(posedge clk) begin
878
879
               if (load A) begin
880
                   S <= 5'b10000;
881
                   I <= 5'b10000;</pre>
882
                   A <= A in;
883
               end
884
885
              if (try S) begin
886
                   S <= S >> 1;
887
                   if (T > A) begin
888
                       I \leftarrow (I ^ S) | (S >> 1);
                   end else if (T < A) begin
889
890
                       I \le I | (S >> 1);
891
                   end
892
               end
893
               index <= I;</pre>
894
895
               found \leftarrow (A == T);
896
               not found \leftarrow (A != T) & (S == 0);
897
          end
898
899
      endmodule // bs data
900
901
902
      * Testbench to test the functionality of the bs data module
903
904
      `timescale 1 ps / 1 ps
905
      module bs data testbench();
906
907
          logic [4:0] index;
908
          logic found, not found, a eq t, s zero;
909
          logic [7:0] A in;
910
          logic load_A, try_S, clk;
911
912
          bs data dut (.*);
913
914
          parameter CLOCK_PERIOD = 100;
          initial begin
915
916
               clk <= 0;
917
               forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
918
          end
919
920
          initial begin
921
               integer i;
922
923
               // Load value
924
              A in <= 13; load A <= 1'b1; try S <= 1'b0;
925
926
               // Search
927
               for (i = 0; i < 10; i++) begin
928
                   @(posedge clk); load A <= 1'b0; try S <= 1'b0;
929
                   @(posedge clk); load A <= 1'b0; try S <= 1'b1;
930
               end
931
932
933
               @(posedge clk) A in <= 33; load A <= 1'b1; try S <= 1'b0;
```

```
// Search
934
935
             for (i = 0; i < 10; i++) begin
936
                  @(posedge clk); load A <= 1'b0; try S <= 1'b0;
937
                  @(posedge clk); load A <= 1'b0; try S <= 1'b1;
938
939
940
              $stop;
941
942
          end
943
944
      endmodule // bs data testbench
945
      /**********
946
947
948
      DE1 SoC task2.sv
949
      ***********
950
951
952
953
      * Connor Aksama
954
      * 02/12/2023
955
      * CSE 371
      * Lab 4
956
957
      * /
958
959
960
      * Top-level module for Lab 4 Task 2. Instantiates binary search module and connects I/O
      to peripherals.
961
962
      * Inputs:
963
      * SW [10 bit] - The 10 onboard switches, respectively.
964
       * KEY [4 bit] - The 4 onboard keys, respectively.
965
      * CLOCK 50 [1 bit] - The system clock to use for this module.
966
967
       * Outputs:
968
       * HEX0 [7 bit] - Data to show on the HEX0 display, formatted in standard 7 segment
       display format.
969
      * HEX1 [7 bit] - Data to show on the HEX1 display, formatted in standard 7 segment
       display format.
970
      * LEDR [10 bit] - Signal to output to 10 onboard LEDs, respectively.
971
      * /
972
      module DE1 SoC task2 (
973
         output logic [6:0] HEXO, HEX1
974
          ,output logic [9:0] LEDR
975
          ,input logic [9:0] SW
976
          ,input logic [3:0] KEY
977
          ,input logic CLOCK 50
978
979
980
          assign LEDR[7:0] = 8'b0;
981
982
          // Seven-Segment display
983
          // In: num
984
          // Out: HEX0, HEX1
985
          logic [7:0] index;
986
          double seg7 addr (
987
               .HEX0(HEX0)
988
               ,.HEX1 (HEX1)
989
               ,.num(index)
990
          );
991
992
          // Binary search module
993
          // In: num (switch input), start (switch), clk, reset (key)
994
          // Out: index (final answer), found (success), not found (failure)
995
          binary search bs (
996
              .index(index)
997
              ,.found(LEDR[9])
998
              ,.not found(LEDR[8])
999
              ,.num(SW[7:0])
```

```
1000
               ,.start(SW[9])
1001
               ,.clk(CLOCK 50)
1002
                ,.reset(~KEY[0])
1003
           );
1004
1005
      endmodule // DE1 SoC task2
1006
1007
      * Testbench to test the functionality of the DE1 SoC task2 module
1008
        */
1009
1010
      `timescale 1 ps / 1 ps
1011
      module DE1 SoC task2 testbench();
1012
1013
           logic [6:0] HEX0, HEX1;
           logic [9:0] LEDR;
1014
           logic [9:0] SW;
1015
1016
           logic [3:0] KEY;
1017
           logic CLOCK 50, clk;
1018
1019
            assign CLOCK 50 = clk;
1020
1021
            DE1 SoC task2 dut (.*);
1022
1023
            parameter CLOCK PERIOD = 100;
1024
            initial begin
1025
               clk \leq 0;
1026
               forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
1027
            end
1028
1029
            initial begin
1030
               integer i;
1031
1032
               // Load num
               @(posedge clk) KEY[0] <= 1'b0; SW[9] <= 1'b0; SW[7:0] <= 8'b00001011;
1033
1034
               @(posedge clk) KEY[0] <= 1'b1;</pre>
1035
               @(posedge clk);
1036
               @(posedge clk);
1037
               // Start
1038
               @(posedge clk) SW[9] <= 1'b1;</pre>
1039
               // Search
1040
               for (i = 0; i < 15; i++) begin
1041
                    @(posedge clk);
1042
               end
1043
1044
1045
               @(posedge clk) SW[9] <= 1'b0; SW[7:0] <= 8'b00110111;
1046
               @(posedge clk);
1047
               @(posedge clk);
1048
               // Start
1049
               @(posedge clk) SW[9] <= 1'b1;</pre>
               // Search
1050
1051
               for (i = 0; i < 15; i++) begin
1052
                    @(posedge clk);
1053
               end
1054
                $stop;
1055
           end
1056
       endmodule // DE1_SoC_task2 testbench
1057
1058
```