c) 
$$f_{cca} + f_{co} \ge f_{skev} + f_{hold}$$

$$50_{PS} + I(S_{PS} \ge f_{skev} + 20_{PS}$$

$$\boxed{195_{PS} \ge f_{skev}}$$

$$0)$$

$$cut$$

tpcq+tpD+tsetup = tperiod 70ps +200ps + 60ps = friel 330ps & & period

Max freq. 3.03030306Hz & Scla

face + fa = fsker + fhold 50ps + 110ps = fsker + 20ps

Max Clk Skev before hold time Violation 140ps 2 t skew

MTBP = 50 years = 
$$\frac{1}{N} \cdot \frac{1}{P(f_{ailore})}$$

$$3.171 \cdot 10^{-10} = \left(\frac{10}{T_c}\right) e^{-\left(\left(T_c - 76\right)/100\right)}$$

P(Stuck after 
$$f(exords) = e^{-3/100}$$

P(resolved after  $f(exords) = 1 - e^{-3/100}$ 

$$0.99 = 1 - e^{-3/100}$$

$$\frac{1}{3} \approx 92.1034 \text{ secords}$$

b) 
$$P(\text{stick after } 180s) = e^{-\frac{180}{200}}$$

Alyssa is right because even on the asynchronous reset for the first flip-flop, DZ will always be metastable for some amount of time, mearing the flip-flop will repetably get reset - decreasing the window where D can actually be sampled.

## 18) Multon921 resulta[2]

Since the Getup timing requirements are not being met, we can slow down the frequency of the clock to meet the timing constraints.

- This makes sense because the min DAT is traced for hold slack while max DAT is traced for setup slack. Thus, it is likely that different paths were found for each analysis.
- 22) The fisher Francis is 59.67 MHZ.
- 33)
  - as Fast 110mV OC Model
  - b) Increasing Voltage speed from slow > fest increases setup slock, so it must slow the speed of the circuit.
  - i) Incressity temperature from OC-9 85C incressed Setup slack for the "Slow" notels, but decreased for the "fast" models. From these results, the arswer is in conclusive.

- 34)
- a) For 110 mV 85C Midel
- b) Increasing Voltage speed from slow > fest increases hold slock, so it must slow the speed of the circuit.
- C) Increasis temperature from OC > 85 C increased the hold slack, so it must slow the sound of the circuit.

Time Sport - 3 hours
Difficulty - Moderate