Connor Aksama EE 371 February 23, 2023 Lab 5 Report

Procedure

This lab is comprised of two tasks. The first task involved completing the implementation of a circuit that reflects audio data read from an on-board microphone back to the on-board speaker. The second task consisted of implementing a tone generator using a preprogrammed ROM module, and being able to switch between the task 1 data and this ROM data.

Task 1

I approached this task by first understanding the interface of the given CODEC, and the logic of when data read from the microphone should be written back to the speakers.

After implementing this logic, I properly configured the environment in the virtual lab – uploading the relevant Verilog files and MP3 data, then testing the functionality of the design.




Figure 1. Top-Level Block Diagram for Lab 5 Task 1.

Task 2

I approached this task by first designing the tone generator module. I used the provided Python code to generate the MIF file, then implemented the logic to cycle and read through these values.

I then connected this module to the top-level module from Task 1, then created logic to switch between Task 1 data and data from this tone generator module based on input from an on-board switch. After implementing this logic, I tested and verified the design in ModelSim, then I properly configured the environment in the virtual lab – uploading the relevant Verilog files and MP3 data, then testing the functionality of the design.





Figure 2. Top-Level Block Diagram for Lab 5 Task 2.

Results

Task 1

No simulations were required for Task 1 of this lab.

Task 2






Figure 3. ModelSim Waveforms for the tone generator module.

This simulation shows the output sequence from the tone generator module. This simulation shows that the output values follow the same sequence as specified by the ROM's MIF file, and that the values cycle back to the beginning after reaching the end of the sequence, and that the output data does not change while write is low.

Final Product

The overarching goal of this lab was to gain experience interfacing with an audio CODEC – producing and reading audio data and only writing/reading while the CODEC is ready. In Task 1, I completed the implementation of a system that would read and playback audio played through a speaker adjacent to the board. In Task 2, I added to the Task 1 system a module that would produce a sine wave audio data, as well as the ability to toggle between this sine wave data and data read from the Task 1 system. (Completed as specified by the lab documents.)

Appendix: SystemVerilog Code

(See next page)

```
/*********
1
2
3
    part1.sv
4
5
    ***********
6
7
     * Connor Aksama
8
     * 02/23/2023
9
     * CSE 371
10
11
     * Lab 5
    */
12
13
    /**
14
15
     * Top-level module for Lab 5
16
17
     * Inputs:
18
            CLOCK 50 [1 bit] - clock to use for this system
19
            CLOCK2 50 [1 bit] - clock to use for clock generator
20
           KEY [1 bit] - Onboard KEYO input signal
21
           SW [10 bit] - Onboard SW input signals
22
           AUD DACLRCK [1 bit] - Audio CODEC interface signal
23
            AUD ADCLRCK [1 bit] - Audio CODEC interface signal
24
            AUD BCLK [1 bit] - Audio CODEC interface signal
25
            AUD ADCDAT [1 bit] - Audio CODEC interface signal
26
     * Inouts:
27
           FPGA I2C SDAT [1 bit] - Audio CODEC interface signal
28
     * Outputs:
29
           FPGA 12C SCLK [1 bit] - Audio CODEC interface signal
30
            AUD XCK [1 bit] - Audio CODEC interface signal
31
            AUD DACDAT [1 bit] - Audio CODEC interface signal
32
    */
    module part1 (CLOCK 50, CLOCK2 50, KEY, SW, FPGA I2C SCLK, FPGA I2C SDAT, AUD XCK,
33
34
                    AUD DACLRCK, AUD ADCLRCK, AUD BCLK, AUD ADCDAT, AUD DACDAT);
35
36
        input CLOCK_50, CLOCK2_50;
        input [0:0] KEY;
37
38
        input [9:0] SW;
39
        // I2C Audio/Video config interface
40
        output FPGA I2C SCLK;
41
        inout FPGA I2C SDAT;
42
        // Audio CODEC
43
        output AUD XCK;
44
        input AUD DACLRCK, AUD ADCLRCK, AUD BCLK;
45
        input AUD ADCDAT;
46
        output AUD_DACDAT;
47
48
        // Local wires.
49
        wire read_ready, write_ready, read, write;
50
        wire [23:0] readdata_left, readdata_right;
51
        reg [23:0] writedata left, writedata right;
52
        wire reset = ~KEY[0];
53
54
        55
        // Your code goes here
56
        57
58
        wire [23:0] tone data;
59
60
        // Tone sample generator
61
        // tone data - current tone sample
62
        // write - signal to get next sample from ROM
63
        // CLOCK 50 - clk to use for generator
64
        // reset - reset the generator to the starting sample
65
        tone generator gen (
66
             tone data
67
            ,write
68
            ,CLOCK 50
69
            ,reset
```

```
);
 71
 72
         // Mux the write data to the CODEC based on SW9
 73
         always @(tone data, readdata left, readdata right, SW[9]) begin
 74
             if (SW[9]) begin
 75
                 writedata_left = tone_data;
 76
                 writedata right = tone data;
 77
             end else begin
 78
                 writedata left = readdata left;
 79
                 writedata right = readdata right;
 80
             end
 81
         end
 82
 83
         assign read = read ready;
 84
         assign write = write ready & (read ready | SW[9]);
 85
     87
     // Audio CODEC interface.
 88
     //
 89
     // The interface consists of the following wires:
 90
     // read ready, write ready - CODEC ready for read/write operation
 91
     // readdata left, readdata right - left and right channel data from the CODEC
     // read - send data from the CODEC (both channels)
 92
 93
     // writedata left, writedata right - left and right channel data to the CODEC
 94
     // write - send data to the CODEC (both channels)
 95
     // AUD * - should connect to top-level entity I/O of the same name.
 96
               These signals go directly to the Audio CODEC
 97
     // I2C * - should connect to top-level entity I/O of the same name.
 98
                These signals go directly to the Audio/Video Config module
 99
     100
         clock generator my clock gen (
101
             // inputs
102
             CLOCK2 50,
103
             reset,
104
105
             // outputs
106
             AUD XCK
107
         );
108
109
         audio and video config cfg(
110
             // Inputs
111
             CLOCK 50,
112
             reset,
113
114
             // Bidirectionals
115
             FPGA I2C SDAT,
116
             FPGA I2C SCLK
117
         );
118
119
         audio_codec codec (
120
             // Inputs
121
             CLOCK 50,
122
             reset,
123
124
             read,
                    write,
125
             writedata left, writedata right,
126
127
             AUD ADCDAT,
128
129
             // Bidirectionals
130
             AUD BCLK,
131
             AUD ADCLRCK,
132
             AUD DACLRCK,
133
134
             // Outputs
135
             read ready, write ready,
136
             readdata_left, readdata_right,
137
             AUD DACDAT
138
         );
```

```
140
      endmodule
141
      /*********
142
143
144
     tone generator.sv
145
     ***********
146
147
148
149
      * Connor Aksama
      * 02/23/2023
150
151
      * CSE 371
      * Lab 5
152
153
      */
154
155
      /**
156
      * Module to output sound data to generate a tone.
157
158
      * Inputs:
159
             write [1 bit] - 1 if the next sample should be output on this cycle, 0 o.w.
160
             clk [1 bit] - the clock to use for this module
161
             reset [1 bit] - resets the module to the first sample in the cycle if 1
162
163
      * Outputs:
164
             tone data [24 bit] - the current sample for the tone
     */
165
166
     module tone_generator (
167
          output [23:0] tone data
168
          ,input write, clk, reset
169
170
171
          localparam num samples = 520;
172
173
         reg [9:0] rom addr;
174
         wire [23:0] rom data;
175
176
         // ROM storing tone samples
177
         // rom_addr - address to read from
178
         // clk - clock to use
179
         // tone data - output data
180
          lab5rom rom (
181
              rom addr
182
              ,clk
183
              ,tone data
184
         );
185
186
          always @(posedge clk) begin
187
              if (reset || (rom addr == num samples - 1)) begin
188
                  // Reset to 0 on reset or end of samples reached
189
                  rom addr <= 0;</pre>
190
              end else if (write) begin
191
                  // Read from next address
192
                  rom addr <= rom addr + 1;</pre>
193
              end
194
          end
195
196
      endmodule // tone generator
197
198
199
200
      * Testbench to test the functionality of the tone generator module
      */
201
202
      `timescale 1 ps / 1 ps
203
     module tone generator testbench();
204
205
          logic [23:0] tone_data;
206
          logic write, clk, reset;
207
```

139

```
208
          tone generator dut (.*);
209
210
          parameter CLOCK PERIOD = 100;
211
          initial begin
212
              integer i;
213
              clk <= 0;
214
              forever #(CLOCK_PERIOD / 2) clk <= ~clk;</pre>
215
          end
216
217
          initial begin
218
              integer i;
219
              @(posedge clk) reset <= 1'b1;</pre>
220
              @(posedge clk) reset <= 1'b0; write <= 1'b1;</pre>
221
              // Get every sample in the ROM and cycle back
222
              for (i = 0; i < 530; i++) begin
223
                   @(posedge clk);
224
              end
225
              // Don't read anything
226
              @(posedge clk) write <= 1'b0;</pre>
227
              for (i = 0; i < 10; i++) begin
228
                   @(posedge clk);
229
              end
              $stop;
230
231
          end
232
233
      endmodule //tone generator testbench
234
```