Connor Aksama EE 371 January 27, 2023 Lab 3 Report

Procedure

This lab is comprised of two tasks. The first task involved implementing Bersenham's algorithm in Verilog and demonstrating its functionality via a VGA display; the second task involved utilizing this line drawing algorithm to animate a line on the video display.

Task 1

I approached this task by first planning out the implementation of the C-style algorithm in a Verilog module. I determined that the initial part of the algorithm before the main loop should be contained with the combinational block of the module since these calculations were entirely based on the input points. Thus, the portion of the algorithm contained in the main loop would belong in the sequential block of the module since the output values were dependent on the previous sequence of values.

A testbench was then created for this module, simulated in ModelSIm, and was compared against the output from a procedural implementation of the algorithm for correctness.




Figure 1. Top-Level Block Diagram for Lab 3 Task 1.

Task 2

I approached this task by first planning out the animation that was going to be displayed. I decided that I would implement this animation as a sequence of timed "frames" (pairs of points) interlaced by screen clears. To achieve this, I created a timed module that would cycle through a series of pre-programmed points once an internal timer reached a certain value. The module would output the next pair of points to be drawn on the screen, which was fed into the line drawing module from Task 1.

Additionally, a module that would clear the screen when enabled was created. The function of this module is simply to cycle through and output each coordinate on the screen in sequence. This point is directly fed into the VGA buffer module along with a black pixel color. Given enough cycles, this would clear the entire video display.

These modules were then tested and simulated in ModelSim before uploaded and tested on hardware.




Figure 2. Top-Level Block Diagram for Lab 3 Task 2.




Figure 3. FSM for the Lab 3 Task 2 Design.

This FSM transitions between types of output to the VGA display. In state SA, a line is drawn to the screen whose endpoints are determined by a sequence stored in the animator module. After an internal timer in the animator module expires, it outputs a clear signal (state SC), which triggers the fill screen module to write to each pixel on the screen. This state is also enterable when SW8 is raised and SW7 is low. If SW7 is raised (state SL), the endpoints of the line are determined by the status of the input switches.

Results

Task 1

The following are screenshots from ModelSim simulations for each module used in the simulated RAM module.




Figure 4. ModelSim Waveform for the Line Drawer testbench.

This testbench runs through different types of line slopes: horizontal, vertical, diagonal, shallow and steep. The output x and y were compared against the output of a C implementation of Bersenham's algorithm, which verified that the module was outputting the correct values for x and y each clock cycle.

The testbench for the top level module can be found in the following section.

Task 2




Figure 5. ModelSim Waveform for the Fill Screen testbench.

This testbench instantiates the fill screen module for a test screen with width 4 and height 5. The testbench then monitors the output of the module, which is expected to cycle through each pixel on the screen. The waveform shows that every pixel on this screen gets output and cycles back to (0,0).




Figure 6. ModelSim Waveform for the 32-bit Counter testbench.

This testbench shows the counter being incremented, decremented, underflowed, and overflowed correctly.

■ - 4 x0	397	(0)(420	X 419				Ĭ 418		X 417	X 416		415	414) 4 12	Y 411	¥410	(409	X 407	X 406	Y 404 Y
□	243	0 1220	7 221				1 222			(224			226	1 228	1 229) 230	(231	1 233	234	(236)
. → y0	303	0 1240	243	1 246	1 249	1252	1 255	1258	X 261					1276	1279) 282	Y 285	1 288	290) 293 X
⊕ 40 y1	177	0 1240	237	1 234	231	1 228	1 225	V	X 219					1 204	1201) 198) 195	192	190	1187 Y
dear	0	0 /2-0	1 23/	1	7231	1220	1223	1222	1219	V 510	213	210	207	1207	7201	130	193	192	/ 130	187
dk dk d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d d	6	.0000	سست	do obi	771077		วทาทัก		70070	որոր				7000	រីកកក	ᆑᆔᆑ	7007		mini	
✓ reset	6		, 0 0 0 0	2000						1000					Pur		1000			
) reser	I*																			
-	397	X 402	400 (3	99 139	7 (395	(39)	2 (390	X 388	1386	(383	1381	1378	1376	X 373) 37) X 360	3 X 365	1362	1 359	(356
■ - 4 x1	243	(238	2402	41 1.24	3 X 245	248	(250	252	1254	257	259	262	264	X 267) 27I) (27:	2 1 275	1 278	X 281	284
+ → y0	303	(296	298 (3	01 (30	3 (306	(308	(310	(312	X315	317	(319	320	322	(324	(32	j (32)	7 (329) (330	(331	(332
+ - ♦ y1	177	(184	182 1	79 (17	7 (174	17:	2 (170	168	¥ 165	(163	(161	160	(158	(156) 15·	† (15:	3 (151	(150	149	(148
dear 🔷	0																			
♦ dk	0		MMM	MM	www	M	M	MM	MM	MMM	ww	ww	ww	MM	M	M	MM	MMM	MM	MM
reset	0																			
P																				
	397	353	(350)	347 (34	4 (34)	1 (33	8 (335	(332	329	(326	323	()(42	419				(41	3	(417	(416
□ - /> x1	243	287	(290):	293 (29	6 (299	30 (30	2 (305	(308	3 (311	(314	317	()(22	0 (221				22	2	223	(224
 → y0	303	334	(335)	336	(33)	7 (33	8	(339)			()(24	0 243	(24	24	9 (25	2 (25	5 (25)	3 (261	(264
⊡ y1	177	146	(145	144	(14)	3 (14	2	(14)				()(24	237	(234	(23	1 (22	8 (22	5 (22	2 (219	(216
dear	0			$\neg \bot$			\dagger	ш	Щ.				\bot	யுட	┰╋			Щ.	ш	
🔷 dk	0	mm	MM	M	ww	MM	\mathbf{m}	uvvu	MM	MM	ww	ww	\mathcal{M}	MМ	ww	MM	MM	ww	MM	MMM
reset	0																			
,																				
																			,	
₽ - ∲ x0	397 243		416		5 (414			(410	(409		(406	404	(402	(400				392	(390	
■ - ×1			224	22				230	231	233	(234	236	238	240		(243		248	(250	(252
⊕ → y0	303 177		264) 2					282	285	(288	1 290	293	296	298	(301	(303		(308	(310	(312
■ y1	1//	219	216) 2	13 21	0 207	204	1 (201	198	195	192	190	187	184	182	(179	(177	174	172	170	168
	0				. 4						40.6				H.,					
reset	0		ww	14000		יחחחו	սսսիւ	1000			וחחולו	וחלחו	חחח		hnnı	וחחחו	10011	1000		
reset		1																		
		X 386	383 Y 38	1 1378	1376	X 373	Y 370) 368	Ý 365	1362	X 359	356	1353	Ý 350	1347	Y 344	X 341	Y 338	1 335	Y 332
→ ×0	397										(281	(284	1 287	(290						
■	397 243		257 25	ig 1 262	264	(267	1 270	272	(275	1278					(293	296	(299	(302	305	1 308
■ → x1		(254	257 X 25 317 X 31			(267 (324	I 270 I 326	327), 275), 329	1 330) 281) 331	(332	1334	335	X 336	1,296), 299), 337	(302 (338) 305	308
	243	(254)		9 (320	322										(336), 296),305	
	243 303	(254)	317 (31	9 (320	322	(324	326	(327	329	(330	(331	(332	(334	335	(336	, 296	337	(338),305	(339
×1 • y0 • y1	243 303	(254); (315); (165);	317 (31	9 (320 1 (160) 322) 158	(324	(326) 154	(327 (153	(329 (151	(330) 331) 149	(332 (148) 334) 146	(335 (145	(336		(337 (143	(338 (142		(339

+ - ♦ x0	397	(329	326 (32	3 (420	419			(418		(417	416	415	(414	(412	411 (41	409	(407
⊕ - ♦ x1	243	(311	314 (31	7 (220	221			222		(223	224	225	226	(228	229 (23	231	233
	303	339		240	243	(246	249 (25)	2 (255	258	(261	(264) 267	270	273	(276	279 (28	2 (285	288
⊕ - ♦ y1	177	141) (240	237	(234	231) 228	8 (225	222	219	(216)(213	210	207	(204	201 (19	195	192
🔷 dear	0						\vdash	\uparrow									
🔷 dk	0	NUUUU	\mathbf{m}	MMM)	MM	www	www	www	www	MM	www	MMM	mm	ww	www	www	MM
reset	0																
-																	

Figure 7. ModelSim Waveform for the Animator testbench.

This testbench shows the animator cycling through each "frame" (set of line endpoints) being sequentially output after the specified frame duration of 2 clock cycles (for testing purposes). After two cycles of the current frame being output, the clear signal is raised for 2 cycles, then the next frame is output. This process is continued for every frame in the sequence, which then cycles back to the beginning of the sequence once the last frame is output.




Figure 8. ModelSim Waveform for the top level DE1_SoC testbench.

This testbench first shows a portion of each of the arbitrary lines drawable in the SL state (i.e. when SW7 is raised). Next, the simulation demonstrates that when SW7 is lowered and SW8 is raised,

Final Product

The overarching goal of this lab was to gain experience working with a VGA controller, a VGA buffer, and implementing a procedural algorithm in Verilog. The main result of Task 1 was a module that implemented Bersenham's algorithm by taking in two cartesian coordinates as input, and outputting the coordinates of the line between the two points. As requested by the spec, the functionality of this module was then demonstrated by drawing different arbitrary lines on the display, which were toggled using the onboard switches.

In Task 2, I created additional modules to display an animation on the display. When the animation was enabled, a line would rotate and jump around the screen in a cyclic manner. As stated in the spec, this display also had the ability to be cleared to black, which is achieved by turning on an onboard switch.

Appendix: SystemVerilog Code

(See next page)