```
/**********
1
2
3
    sensor.sv
4
    **********
5
6
7
8
     * Connor Aksama
9
     * 01/13/2023
     * CSE 371
10
11
     * Lab 1
12
    * /
13
14
     * FSM implementation to determine whether a car has entered/exited the lot given sensor
15
     inputs.
16
17
      * Inputs:
         a [1 bit] - The status of sensor a. a is 1 if sensor a is blocked. a is 0 if
18
      sensor a is not blocked.
           b [1 bit] - The status of sensor b. b is 1 if sensor b is blocked. b is 0 if
19
     sensor b is not blocked.
20
           clk [1 bit] - The clock signal to use for this module.
21
22
     * Outputs:
23
     * enter [1 bit] - Signal indicating whether a car has entered the lot. enter is 1 if a
     car has entered the lot during the current clock cycle, 0 otherwise.
24
            exit [1 bit] - Signal indicating whether a car has exited the lot. exit is 1 if
     a car has exited the lot during the current clock cycle, 0 otherwise.
25
    * /
26
    module sensor(
27
        output logic enter, exit
28
        ,input logic a, b, clk
29
        );
30
31
        // FSM states
32
        typedef enum logic [1:0] {s00, s01, s10, s11} state;
33
34
        state ps, ns;
35
36
        // Handle FSM transitions
37
        always comb begin
38
39
            if (ps == s11) begin
40
                // Transition out of s11 only if b nor a
41
42
                if (b | a) ns = s11;
43
                else ns = s00;
44
45
            end else begin
46
                // Transition to state determined by 'ba'
47
48
                ns = state'(\{b, a\});
49
50
            end
51
52
            enter = 1'b0;
53
            exit = 1'b0;
54
55
            // Raise enter if going from s01->s11
56
            if (ps == s01 & ns == s11)
57
                enter = 1'b1;
58
59
            // Raise exit if going from s10->s11
60
            if (ps == s10 & ns == s11)
61
                exit = 1'b1;
62
63
        end
```

64

```
65
          // Update present state on posedge clk
 66
          always ff @(posedge clk) begin
 67
 68
              ps <= ns;
 69
 70
          end
 71
 72
      endmodule // sensor
 73
 74
 75
      * Tests the functionality of the sensor module.
 76
     * /
 77
     module sensor testbench();
 78
 79
          logic enter, exit;
 80
          logic a, b, clk;
 81
 82
          sensor dut(.a, .b, .clk, .enter, .exit);
 83
 84
         parameter CLOCK PERIOD = 100;
 85
          initial begin
 86
              clk <= 0;
 87
              forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
 88
          end
 89
 90
          initial begin
              integer i, j;
 91
 92
 93
              // Test transition between every pair of states
 94
              for (i = 0; i < 4; i++) begin
 95
                  for (j = 0; j < 4; j++) begin
 96
                      @(posedge clk) {b, a} <= i;
 97
                      @(posedge clk) {b, a} <= j;</pre>
 98
                  end
 99
              end
100
101
              @(posedge clk);
102
              @(posedge clk);
103
104
              $stop;
105
          end
106
107
      endmodule // sensor testbench
108
      /*********
109
110
111
     fiveb counter.sv
112
      ***********
113
114
115
      * Connor Aksama
116
      * 01/13/2023
117
      * CSE 371
118
119
      * Lab 1
120
      */
121
122
123
      * A five-bit increment/decrement counter. Overflows to 5'b00000; underflows to 5'11111.
124
       * reset takes precedence; if inc and dec are simultaneously raised, count is unchanged.
125
       * Inputs:
126
       * inc [1 bit] - Increments the count by 1 when raised. Does nothing if signal is low.
       * dec [1 bit] - Decrements the count by 1 when raised. Does nothing if signal is low.
127
       ^{\star} clk [1 bit] - The clock to use for this module.
128
      * reset [1 bit] - Resets the counter to 0 when raised. Does nothing if signal is low.
129
130
       * Outputs:
131
132
              count [5 bit] - The count of this counter.
       * /
133
```

```
134
      module fiveb counter(
135
          output logic [4:0] count
136
           ,input logic inc, dec, clk, reset
137
138
139
          // Handles increment/decrement/reset operations
140
          always ff @(posedge clk) begin
141
142
               if (reset)
143
                   count <= 5'b0;
144
               else if (inc & ~dec)
145
                   count <= count + 5'b1;</pre>
146
               else if (dec & ~inc)
147
                   count <= count - 5'b1;</pre>
148
149
          end
150
151
      endmodule // fiveb counter
152
153
154
       * Tests the functionality of the fiveb_counter module.
155
156
      module fiveb counter testbench();
157
158
           logic [4:0] count;
159
           logic inc, dec, clk, reset;
160
161
          fiveb_counter dut (.count, .inc, .dec, .clk, .reset);
162
163
          parameter CLOCK PERIOD = 100;
164
          initial begin
165
               clk <= 0;
166
               forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
167
          end
168
169
           initial begin
170
               integer i;
171
172
               @(posedge clk) reset <= 1;</pre>
173
               @ (posedge clk) reset \le 0; inc \le 0; dec \le 0;
174
175
               // Increment counter from 0 to max, then past max
176
               @(posedge clk) inc <= 1;</pre>
177
               for (i = 0; i < 40; i++) begin
178
                   @(posedge clk);
179
               end
180
               // Hold counter constant
181
182
               @(posedge clk) inc <= 0;</pre>
183
               for (i = 0; i < 10; i++) begin
184
                   @(posedge clk);
185
               end
186
187
               // Decrement counter below 0, then max to 0, etc.
188
               @(posedge clk) dec <= 1;</pre>
189
               for (i = 0; i < 45; i++) begin
190
                   @(posedge clk);
191
               end
192
193
               // Hold counter constant
194
               @(posedge clk) dec <= 0;</pre>
195
               for (i = 0; i < 10; i++) begin
196
                   @(posedge clk);
197
               end
198
199
               // reset to 0
               @(posedge clk) reset <= 1;</pre>
200
201
               @(posedge clk) reset <= 0;</pre>
202
```

```
203
             @(posedge clk)
204
             @(posedge clk)
205
206
              $stop;
207
          end
208
      endmodule // fiveb counter_testbench
209
210
      /*********
211
212
213
     parking lot.sv
214
      ***********
215
216
217
      * Connor Aksama
218
219
      * 01/13/2023
220
      * CSE 371
      * Lab 1
221
     * /
222
223
224
     /**
225
      * Top-level module for Lab 1. Handles GPIO connections, HEX displays, and connections
      between submodules.
226
227
      * Inputs:f
228
      * CLOCK 50 [1 bit] - The system clock source to use for this system.
229
       * Outputs:
230
      * HEX0 [7 bit] - Data to show on the HEX0 display, formatted in standard 7 segment
231
       display format.
232
      * HEX1 [7 bit] - Data to show on the HEX1 display, formatted in standard 7 segment
       display format.
233
       * HEX2 [7 bit] - Data to show on the HEX2 display, formatted in standard 7 segment
       display format.
      * HEX3 [7 bit] - Data to show on the HEX3 display, formatted in standard 7 segment
234
       display format.
235
      * HEX4 [7 bit] - Data to show on the HEX4 display, formatted in standard 7 segment
       display format.
236
      * HEX5 [7 bit] - Data to show on the HEX5 display, formatted in standard 7 segment
       display format.
237
238
239
             GPIO 0 [34 bit] - GPIO ports on the target board. Ports 5-22 are inputs and
      ports 26-27 are outputs.
240
241
     module parking lot #(
242
         parameter capacity = 25
243
         )
244
245
         output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5
246
          ,input logic CLOCK 50
247
          ,inout logic [33:0] GPIO 0
248
          );
249
250
          // Connections between sensor output and counter input
251
          logic enter, exit;
252
253
          logic [6:0] HEX1 temp;
254
255
          assign reset = GPIO_0[7];
256
257
          // Connect SW1 and SW2 to the sensor a and b inputs of the sensor module
258
          // Store outputs to local logic
259
          sensor s (.a(GPIO_0[5]), .b(GPIO_0[6]), .enter, .exit, .clk(CLOCK_50));
260
261
          // Connect the data from SW1 and SW2 to the left and right LEDs, respectively
          assign GPIO 0[26] = GPIO 0[5]; // Left LED
262
263
          assign GPIO 0[27] = GPIO 0[6]; // Right LED
```

```
264
265
          logic [4:0] car count;
266
          logic reset;
267
268
          // Store counter output in local logic bus
269
          // Connect local enter/exit signals to inc/dec counter input, respectively
270
          fiveb counter counter (.count(car count), .inc(enter), .dec(exit), .clk(CLOCK 50), .
          reset);
271
272
          // Determine HEXO and HEX1 displays using local count
273
          double seg7 count display (.HEX0, .HEX1(HEX1 temp), .num({2'b00, car count}));
274
275
          // Handle HEX displays
276
          always comb begin
277
278
              if (car count == capacity) begin
279
                  // Lot is at capacity
280
                  HEX5 = ~7'b1110001; // F
                  HEX4 = ~7'b01111110; // U
281
282
                  HEX3 = ~7'b0111000; // L
283
                  HEX2 = ~7'b0111000; // L
284
                  HEX1 = HEX1 temp;
285
              end else if (car count == 0) begin
                  // Lot is empty
286
                  HEX5 = ~7'b0111001; // C
287
                  HEX4 = ~7'b0111000; // L
288
                  HEX3 = ~7'b11111001; // E
289
290
                  HEX2 = ~7'b1110111; // A
                  HEX1 = ~7'b0110001; // R
291
292
              end else begin
293
                  HEX5 = ~7'b00000000;
294
                  HEX4 = ~7'b00000000;
295
                  HEX3 = ~7'b00000000;
                  HEX2 = ~7'b00000000;
296
297
                  HEX1 = HEX1 temp;
298
              end
299
300
          end
301
302
      endmodule // parking lot
303
304
      * Tests the functionality of the parking lot module.
305
306
307
     module parking lot testbench();
308
309
          logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
310
          logic CLOCK 50;
311
          logic SW1, SW2, reset, clk;
312
          wire [33:0] GPIO 0;
313
314
          parking lot dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .CLOCK 50(clk), .GPIO 0);
315
316
          assign GPIO 0[5] = SW1;
317
          assign GPIO 0[6] = SW2;
318
          assign GPIO_0[7] = reset;
319
320
          parameter CLOCK PERIOD = 100;
321
          initial begin
322
              clk <= 0;
323
              forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
324
          end
325
326
          initial begin
327
              integer i;
328
329
              @(posedge clk) reset <= 1;</pre>
330
              @(posedge clk) reset <= 0;</pre>
331
```

```
// Increase the lot to capacity
333
              for (i = 0; i < 5; i++) begin
334
335
                  @(posedge clk) SW1 <= 0; SW2 <= 0;
336
                  @(posedge clk) SW1 <= 1;</pre>
337
                  @(posedge clk) SW2 <= 1;
338
339
              end
340
341
              // Decrease the lot to empty
342
              for (i = 0; i < 5; i++) begin
343
344
                  @(posedge clk) SW1 <= 0; SW2 <= 0;
345
                  @(posedge clk) SW2 <= 1;
346
                  @(posedge clk) SW1 <= 1;
347
348
              end
349
350
              // Increase lot capacity
351
              for (i = 0; i < 3; i++) begin
352
353
                  @(posedge clk) SW1 <= 0; SW2 <= 0;
354
                  @(posedge clk) SW1 <= 1;</pre>
355
                  @(posedge clk) SW2 <= 1;</pre>
356
357
              end
358
359
              // Reset simulation
360
              @(posedge clk) reset <= 1;</pre>
361
              @(posedge clk) reset <= 0;</pre>
362
              @(posedge clk);
363
364
              $stop;
365
          end
366
367
      endmodule // parking lot testbench
368
      /*********
369
370
371
     double seg7.sv
372
      ***********
373
374
     /*
375
      * Connor Aksama
376
377
      * 01/13/2023
378
      * CSE 371
      * Lab 1
379
380
      */
381
382
      * Defines data for 2-digit decimal HEX display given a 7-bit unsigned integer from
383
      [0-99].
384
       * Output data for input numbers with 3 digits is undefined.
385
386
       * Inputs:
387
             num [7 bit] - An unsigned integer value [0-99] to display
388
389
       * Outputs:
       * HEX0 [7 bit] - A HEX display for the ones digit of the input num, formatted in
390
       standard seven segment display format
391
      * HEX1 [7 bit] - A HEX display for the tens digit of the input num, formatted in
       standard seven segment display format
392
                                  HEX1 is blank if num < 10.
     */
393
394 module double seg7(
395
         output logic [6:0] HEX0, HEX1
396
          ,input logic [6:0] num
397
          );
```

```
399
          // Drive HEX output signals given num
400
          always comb begin
401
              // Light HEXO using ones place of num
402
              case (num % 10)
403
                 // Light: 6543210
404
                 0: \text{HEXO} = ~7'b01111111; // 0
405
                  1: HEXO = ~7'b0000110; // 1
                 2: HEXO = ~7'b1011011; // 2
406
                 3: HEXO = ~7'b1001111; // 3
407
408
                 4: HEXO = ~7'b1100110; // 4
409
                 5: HEXO = ~7'b1101101; // 5
                 6: HEXO = ~7'b11111101; // 6
410
411
                  7: HEXO = ~7'b0000111; // 7
                 8: HEXO = ~7'b1111111; // 8
412
413
                  9: HEXO = ~7'b1101111; // 9
414
                  default: HEX0 = 7'bX;
415
             endcase
416
417
             // Light HEX1 using tens place of num
418
             case (num / 10)
419
                 //
                        Light: 6543210
420
                 0: \text{HEX1} = ~7'b0000000; // 0
                 1: HEX1 = ~7'b0000110; // 1
421
422
                  2: HEX1 = ~7'b1011011; // 2
                  3: HEX1 = ~7'b1001111; // 3
423
                  4: HEX1 = ~7'b1100110; // 4
424
                  5: HEX1 = ~7'b1101101; // 5
425
                  6: HEX1 = ~7'b11111101; // 6
426
427
                  7: HEX1 = ~7'b0000111; // 7
428
                  8: HEX1 = ~7'b11111111; // 8
429
                  9: HEX1 = ~7'b11011111; // 9
430
                  default: HEX1 = 7'bX;
431
              endcase
432
433
          end
434
435
     endmodule // double seg7
436
437
438
      * Tests the functionality of the double seg7 module.
439
440
     module double seg7 testbench();
441
442
          logic [6:0] HEX0, HEX1;
          logic [6:0] num;
443
444
445
          double seg7 dut (.HEX0, .HEX1, .num);
446
447
          initial begin
448
449
              integer i;
450
451
              // Check HEX displays for integers 0-99
452
              for (i = 0; i \le 99; i++) begin
453
                  #10 \text{ num} = i;
454
              end
455
              #50;
456
          end
457
458
      endmodule // double seg7 testbench
459
```