Connor Aksama EE 371 March 13, 2023 Lab 6 Report

Procedure

This lab is comprised of two tasks. The first task involved repurposing code from Lab 1 to interface with a different GPIO interface. The second task consisted of implementing a parking lot tracker for a 3D simulator of a parking lot.

Task 1

I approached this task by first updating the name of the GPIO interface to V_GPIO and changing the port assignments for the logical controls in my Lab 1 top-level module.




Figure 1. Top-Level Block Diagram for Lab 6 Task 1.

Task 2

I approached this task by first designing the ASMD for the rush hour tracker portion of the task. I determined the necessary states for the system, what control signals would be necessary for the data path, and defined how the output would be reported.

Next, I implemented the car tracking portion of the task, which consisted of instantiating a RAM module, which would read and write data about the total number of cars that have entered at each hour.

After testing both of these modules, I created the top-level module that would handle the I/O connections and the logic for what information would be displayed on the HEX displays as time progressed.




Figure 2. Top-Level Block Diagram for Lab 6 Task 2.




Figure 3. ASMD Chart for the Rush Hour Tracking Module

Results

Task 1

No simulations were required for Task 1 of this lab.

Task 2

→ curr_num	2		-0		(1	(2			(3		(4		(5		(2		(3		(4		(5		(2
ourr_hour	3		-0	1		(2	(3	=	(4),5	(6	(7	(0	(1	(2	(3	(4	(5	(6	7	(0	1	(2
→ wr_num	5	—(0	(1	(2		(3	(4	=	(5														
wr_hour	1	— (0		1 2	(3	(4)	6 (6	77	(0 (1														
→ dk	1				┅.			л															
reset	0	_			_			_															
																							_

Figure 4. ModelSim Waveforms for the Car Tracking module.

This simulation shows different numbers of cars being written at different hours into the tracking module. Then after the first 8 hours, the simulation shows the cycling output, displaying the record of the total number of cars at each hour.

ModelSim Hexadecimal	Seven Segment Display
Code	Character
40	0
79	1
24	2
30	3
19	4
12	5
02	6
78	7
00	8
10	9
08	Α
03	b
27	С
21	d
06	E
0e	F

Table 1. Conversion between hexadecimal values shown in ModelSim and the character shown on a seven segment display.






Figure 5. ModelSim Waveforms for the Task 2 top-level module.

This simulation demonstrates filling the parking lot with 3 cars one hour, then removing them the next hour, and repeating until the end of the workday. The simulation demonstrates that the correct numbers are displayed showing the hour and remaining spots, as well as the appropriate messages and external LEDs.

At the end of the 8th hour, the simulation then demonstrates displaying the start and end of rush hour, as well as the number of cars at each hour.

See Table 1 for translations between input numbers and hexadecimal values for the HEX output.




Figure 6. ModelSim Waveform for the Pulse Generator module.

This similuation demonstrates that a one cycle length signal is generated for an arbitrary length continuous input.




Figure 7. ModelSim Waveform for the Rush Hour Control Path module.

This simulation demonstrates a work day with no rush hour, and a work day with a start and end of a rush hour. The results show that the correct control signals to save the start/end hour are generated, and that the start and end hours are output only if they are set valid.




Figure 8. ModelSim Waveform for the Rush Hour Datapath module.

This simulation demonstrates that the start and ending hours for rush hour are only saved by the data path when the corresponding control signals are received by the module.



Figure 9. ModelSim Waveform for the single seven segment display module.

This module shows that the correct HEX patterns are generated for corresponding 4-bit inputs. See Table 1 for translations between input numbers and hexadecimal values for the HEX output.

Final Product

The overarching goal of this lab was to gain experience interfacing with a different GPIO interface from previous labs. In task 1, the same product from Lab 1 was produced, except now being able to interface with the V_GPIO bus. In task 2, I implemented a parking lot simulator/tracker that interfaced with a virtual 3D parking lot simulator. This system was able to control the virtual LEDs based on the detected positions and number of cars, allow them to enter and exit, and display different information about the parking lot using the board HEX displays. The system contains the ability to increment the current work hour, keep track of the number of cars that have entered in each hour, control the enter and exit gates, and keep track of when a rush hour starts and end if applicable. At the end of the workday, the system displays the number of cars that have entered each hour on the HEX display along with the detected start and end of rush hour if applicable.

Appendix: SystemVerilog Code

(See next page)

```
/*********
 1
 2
 3
     car tracking.sv
 4
     ***********
 5
 6
 7
8
     * Connor Aksama
9
     * 03/13/2023
     * CSE 371
10
11
     * Lab 6
     * /
12
13
     /**
14
15
     * Controller module for the car tracking system.
16
17
     * Inputs:
18
            wr num [16 bit] - The number of cars to track for the current hour
19
            wr hour [3 bit] - The hour for which to update the number of cars
20
             clk [1 bit] - The clock to use for this module.
21
             reset [1 bit] - Resets the cyclic display to hour 0.
22
23
      * Outputs:
24
             curr num [16 bit] - The number of cars that have entered in the corresponding
     hour
25
             curr hour [3 bit] - The hour at which the corresponding number of cars have
     entered
26
27
    module car_tracking #(
28
             parameter clk_freq = 50000000, duration sec = 1
29
         ) (
30
             output logic [15:0] curr num
31
             ,output logic [2:0] curr hour
32
             ,input logic [15:0] wr num
33
             ,input logic [2:0] wr hour
34
             ,input logic clk, reset
35
         );
36
37
         localparam timer_target = clk_freq * duration_sec;
38
39
         logic [2:0] rd addr, rd out1;
40
         logic [31:0] timer;
41
         logic reset_timer;
42
43
         // RAM module for car tracking data
         // clk \rightarrow clock
44
         // wr num -> data
45
46
         // rd addr (current hour to read) -> rdaddress
47
         // wr hour (current hour to modify) -> wraddress
48
         // wren -> always write
49
         // q -> curr num (current num of cars)
50
         ram8x16 ram (
51
            .clock(clk)
52
             ,.data(wr num)
53
             ,.rdaddress(rd addr)
54
             ,.wraddress(wr_hour)
55
             , .wren('1)
56
             ,.q(curr num)
57
         );
58
59
         always_comb begin
60
             // Reset timer at target
61
             reset timer = (timer >= timer target - 1);
62
         end
63
64
         always_ff @(posedge clk) begin
65
             if (reset) begin
66
                 // Reset cycle to beginning
                 rd addr <= '0;
67
```

```
68
                  rd out1 <= '0;
 69
                  timer <= '0;
 70
              end else if (reset timer) begin
 71
                  // Reset timer, move to next hour
 72
                  timer <= '0;
 73
                  rd addr <= rd addr + 3'd1;
 74
              end else begin
 75
                  // Increment timer
 76
                  timer <= timer + 32'd1;
 77
              end
 78
 79
              // Sync with RAM output
 80
              curr hour <= rd addr;</pre>
 81
          end
 82
 83
      endmodule // car tracking
 84
 85
 86
      * Testbench to test the functionality of the car tracking module
 87
 88
      `timescale 1 ps / 1 ps
 89
     module car tracking testbench();
 90
 91
          logic [15:0] curr num;
 92
          logic [2:0] curr_hour;
 93
 94
          logic [15:0] wr num;
 95
          logic [2:0] wr_hour;
 96
          logic clk, reset;
 97
 98
          car_tracking #(.clk_freq(2), .duration_sec(1)) dut (.*);
 99
100
              parameter CLOCK PERIOD = 100;
101
          initial begin
102
              clk <= '0;
103
              forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
104
          end
105
106
          initial begin
107
              integer i;
108
109
              @(posedge clk) reset <= '1; wr num <= '0; wr hour <= '0;
110
              @(posedge clk) reset <= '0;</pre>
111
112
              // Write data to RAM
113
              for (i = 0; i < 10; i++) begin
114
                  @(posedge clk) wr hour <= i;</pre>
115
                  if (i % 2 == 0) begin
116
                      wr num <= wr num + 15'd1;
117
                  end
118
              end
119
120
              // Cycle through values
121
              for (i = 0; i < 30; i++) begin
122
                  @(posedge clk);
123
              end
124
125
126
              $stop;
127
          end
128
129
      endmodule // car tracking testbench
130
      /**********
131
132
133
     DE1_SoC.sv
134
      ***********
135
136
```

```
137
138
      * Connor Aksama
      * 03/13/2023
139
140
      * CSE 371
141
      * Lab 6
142
      * /
143
      /**
144
      * Top-level module for Lab 6 Task 2. Instantiates rush hour and car tracking modules
145
       and defines logic to connect I/O to peripherals.
146
147
       * Inputs:
148
       * SW [10 bit] - The 10 onboard switches, respectively.
       ^{\star} KEY [4 bit] - The 4 onboard keys, respectively.
149
150
       * CLOCK 50 [1 bit] - The system clock to use for this module.
151
152
       * Outputs:
       * HEX0 [7 bit] - Data to show on the HEX0 display, formatted in standard 7 segment
153
       display format.
154
       * HEX1 [7 bit] - Data to show on the HEX1 display, formatted in standard 7 segment
       display format.
155
       * HEX2 [7 bit] - Data to show on the HEX1 display, formatted in standard 7 segment
       display format.
156
       * HEX3 [7 bit] - Data to show on the HEX1 display, formatted in standard 7 segment
       display format.
157
       * HEX4 [7 bit] - Data to show on the HEX4 display, formatted in standard 7 segment
       display format.
       ^{\star} HEX5 [7 bit] - Data to show on the HEX5 display, formatted in standard 7 segment
158
       display format.
159
160
       * Inouts:
161
      * V GPIO [13 bit] - Virtual GPIO Ports
      * /
162
     module DE1 SoC #(
163
164
              parameter clk freq = 50000000, display duration sec = 1
165
          ) (
166
              output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0
167
              ,input logic [9:0] SW
168
              ,input logic [3:0] KEY
169
              ,input logic CLOCK 50
170
              ,inout logic [35:23] V GPIO
171
          );
172
173
          logic clk;
174
          assign clk = CLOCK 50;
175
176
          // Which parking spaces occupied?
177
          logic [2:0] pp;
178
          assign pp = V_GPIO[30:28];
179
180
          // Car waiting at gate
181
          logic entr wait, exit wait;
182
          assign entr wait = V GPIO[23];
183
          assign exit wait = V GPIO[24];
184
185
          // Light LEDs at each parking spot depending on presence
186
          assign {V_GPIO[32], V_GPIO[27], V_GPIO[26]} = pp;
187
188
          // Full LED
189
          logic led full;
190
          assign V_GPIO[34] = led_full;
191
192
          // Ctrl for gates
193
          logic entr open, exit open;
194
          assign V GPIO[31] = entr open;
195
          assign V GPIO[33] = exit open;
196
197
          // Remaining spot HEX generator
198
          logic [1:0] rem num;
```

```
199
          logic [6:0] rem hex;
200
          seg7 rem spot (.HEX(rem hex), .num({2'b0, rem num}));
201
202
          // Current hour HEX generator
203
          logic [2:0] curr hour;
204
          logic [6:0] ch hex;
205
          seg7 hour (.HEX(ch hex), .num({1'b0, curr hour}));
206
207
          logic reset;
208
          assign reset = SW[9];
209
210
          logic done;
211
212
          // Rush Hour Tracker
213
          // rh start -> rh start (saved rush hour start)
214
          // rh end -> rh end (saved rush hour end)
215
          // rh_start_valid -> rh_start_valid (1 if rh_start data valid)
216
          // rh end valid -> rh end valid (1 if rh end data valid)
217
          // pp -> pp
218
          // curr hour -> hour (current hour)
219
          // clk -> clk
220
          // reset -> reset
221
          logic [2:0] rh start, rh end;
222
          logic rh start valid, rh end valid;
223
          rh ctrl rush hour (
224
              .rh start(rh start)
              ,.rh end(rh end)
225
226
              ,.rh_start_valid(rh_start_valid)
227
              ,.rh end valid(rh end valid)
228
              ,.pp(pp)
229
              ,.hour(curr_hour)
230
              ,.clk(clk)
              ,.reset(reset)
231
232
          );
233
234
          logic [6:0] end hex, start hex;
235
          // Rush Hour End HEX generator
236
          seg7 end_hour (.HEX(end_hex), .num({1'b0, rh end}));
237
          // Rush Hour Start HEX generator
238
          seg7 start hour (.HEX(start hex), .num({1'b0, rh start}));
239
240
          // Num Car Tracker/Display
241
          // curr num -> num cars display (Output for saved # of cars for curr hour display)
242
          // curr hour -> curr hour display (Current hour for which to display # of cars)
243
          // total cars -> wr num (write the total number of cars entered so far)
          // curr hour -> wr_hour (current hour, write total num cars for this hour)
244
245
          // clk -> clk
          // reset -> reset
246
247
          logic [15:0] total_cars, num_cars_display;
248
          logic [2:0] curr hour display;
249
          car tracking #(
250
              .clk freq(clk freq), .duration sec(display duration sec)
251
          ) results (
252
              .curr num(num cars display)
253
              ,.curr hour (curr hour display)
254
              ,.wr_num(total_cars)
255
              ,.wr hour (curr hour)
256
              ,.clk(clk)
257
              , .reset(reset)
258
          );
259
260
          logic [6:0] ncd hex, chd hex;
261
          // EOD num cars HEX generator
262
          seg7 ncd (.HEX(ncd hex), .num(num cars display[3:0]));
263
          // EOD curr hour HEX generator
264
          seg7 chd (.HEX(chd hex), .num({1'b0, curr hour display}));
265
266
          logic inc hour;
          // Generate a one cycle pulse for the inc hour signal (KEY[0])
267
```

```
268
          pulse gen gen hour (.pulse(inc hour), .in(~KEY[0]), .clk(clk), .reset(reset));
269
270
          logic inc cars;
271
          pulse gen gen cars (.pulse(inc cars), .in(entr open), .clk(clk), .reset(reset));
272
273
          always comb begin
274
              // Ctrl signals
275
              led full = (pp == 3'b111);
276
              entr open = entr wait & (pp != 3'b111);
277
              exit open = exit wait;
278
279
              // Find remaining number of spots
280
              case (pp)
                  3'b000:
281
                       rem num = 2'd3;
282
                   3'b001, 3'b010, 3'b100:
283
                       rem_num = 2'd2;
284
285
                   3'b011, 3'b101, 3'b110:
286
                       rem num = 2'd1;
287
                   3'b111:
288
                       rem num = 2'd0;
289
              endcase
290
291
              // ctrl driver for HEX outputs
292
              if (done) begin
293
                  HEX5 = ~7'b0;
294
                  if (rh end valid) begin
295
                       HEX4 = end hex;
296
                  end else begin
297
                       HEX4 = ~7'b1000000;
298
                  end
299
                  if (rh start valid) begin
300
                       HEX3 = start hex;
301
                  end else begin
                       HEX3 = ~7'b1000000;
302
303
                  end
                  HEX2 = chd hex;
304
305
                  HEX1 = ncd hex;
306
                  HEX0 = ~7'b0;
307
              end else if (led full) begin
308
                  HEX5 = ch hex;
309
                  HEX4 = ~7'b0;
                  HEX3 = ~7'b1110001;
310
                                       // F
311
                  HEX2 = ~7'b01111110;
                                       // U
312
                  HEX1 = ~7'b0111000; // L
                  HEXO = ~7'b0111000; // L
313
314
              end else begin
315
                  HEX5 = ch hex;
316
                  HEX4 = ~7'b0;
317
                  HEX3 = ~7'b0;
318
                  HEX2 = ~7'b0;
319
                  HEX1 = ~7'b0;
320
                  HEX0 = rem hex;
321
              end
322
          end
323
324
          always ff @(posedge clk) begin
325
              if (reset) begin
326
                   // Reset work day
327
                  curr hour <= '0;
328
                  done <= '0;
329
              end else if (inc hour && curr hour == 3'd7) begin
330
                   // EOD reached
331
                  done <= '1;
332
              end else if (inc hour) begin
333
                   // Increase work hour
334
                  curr_hour <= curr_hour + 3'b001;</pre>
335
              end
336
```

```
337
              if (reset) begin
338
                   // Reset # total cars
339
                  total cars <= '0;
340
              end else if (inc cars) begin
341
                   // Car entering
342
                   total cars <= total cars + 16'b1;
343
               end
344
          end
345
346
      endmodule // DE1 SoC
347
348
349
      * Testbench to test the functionality of the DE1 SoC module
350
      `timescale 1 ps / 1 ps
351
352
      module DE1 SoC testbench();
353
354
          logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
355
          logic [9:0] SW;
356
          logic [3:0] KEY;
357
          logic CLOCK 50;
358
          wire [35:23] V GPIO;
359
360
          logic clk;
361
          assign CLOCK 50 = clk;
362
363
          logic reset;
364
          assign SW[9] = reset;
365
366
          logic inc hour;
367
          assign KEY[0] = ~inc hour;
368
369
          logic [2:0] pp;
          assign V GPIO[30:28] = pp;
370
371
372
          logic entr wait, exit wait;
373
          assign V GPIO[23] = entr wait;
374
          assign V GPIO[24] = exit wait;
375
376
          logic [2:0] led p;
377
          assign led p = \{V GPIO[32], V GPIO[27], V GPIO[26]\};
378
379
          logic led full;
380
          assign led full = V GPIO[34];
381
382
          logic entr_open, exit_open;
383
          assign entr open = V GPIO[31];
384
          assign exit open = V GPIO[33];
385
386
          DE1_SoC #(.clk_freq(3), .display_duration_sec(1)) dut (.*);
387
388
          parameter CLOCK PERIOD = 100;
389
          initial begin
390
              clk <= '0;
391
               forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
392
          end
393
394
          initial begin
395
              integer i, j;
396
397
               @(posedge clk) reset <= '1; inc_hour <= '0; pp <= '0; entr_wait <= '0; exit_wait</pre>
              <= '0;
398
              @(posedge clk) reset <= '0;</pre>
399
400
              for (i = 0; i < 8; i++) begin
401
                   if (i % 2 == 0) begin
                       // Three cars enter
402
403
                       for (j = 0; j < 3; j++) begin
404
                           @(posedge clk) entr wait <= '1;</pre>
```

```
405
                           @(posedge clk);
406
                           if (entr open) begin
407
                               entr wait <= '0;
408
                               pp[j] <= '1;
409
                           end else begin
410
                               j--;
                           end
411
412
                       end
413
                   end else begin
414
                       // Three cars leave
415
                       for (j = 0; j < 3; j++) begin
                           @(posedge clk) exit wait <= '1;</pre>
416
417
                           @(posedge clk);
418
                           if (exit_open) begin
419
                               exit wait <= '0;
420
                               pp[j] <= '0;
421
                           end else begin
422
                               j--;
423
                           end
424
                       end
425
                   end
426
                   @(posedge clk) inc hour <= '1;</pre>
427
                   @(posedge clk) inc hour <= '0;</pre>
428
              end
429
430
              for (i = 0; i < 32; i++) begin
431
                   @(posedge clk);
432
              end
433
              @(posedge clk) reset <= '1; inc_hour <= '0; pp <= '0; entr_wait <= '0; exit_wait</pre>
434
435
              @(posedge clk) reset <= '0;</pre>
              for (i = 0; i < 3; i++) begin
437
                   @(posedge clk) entr wait <= '1;</pre>
438
                   @(posedge clk);
439
                   if (entr open) begin
440
                       entr wait <= '0;
441
                       pp[j] <= '1;
442
                   end
443
              end
444
              for (i = 0; i < 8; i++) begin
445
                   @(posedge clk) inc_hour <= '1;</pre>
446
                   @(posedge clk) inc hour <= '0;</pre>
447
              end
448
              for (i = 0; i < 32; i++) begin
449
                   @(posedge clk);
450
              end
451
               $stop;
452
          end
453
454
      endmodule // DE1 SoC testbench
455
456
      /**********
457
458
      pulse_gen.sv
459
460
      ***********
461
462
      * Connor Aksama
463
464
      * 03/13/2023
465
       * CSE 371
466
       * Lab 6
467
      */
468
469
470
      * One cycle pulse generator for arbitrary length input.
471
472
       * Inputs:
```

```
in [1 bit] - Input for which to generate pulse
474
              clk [1 bit] - The clock to use for this module.
475
              reset [1 bit] - Resets the cyclic display to hour 0.
476
477
       * Outputs:
478
              pulse [1 bit] - The output signal where pulse is sent
479
      * /
480
     module pulse gen (
481
              output logic pulse
482
              ,input logic in, clk, reset
483
          );
484
485
          typedef enum logic [1:0] { s wait rise, s pulse, s wait fall } state;
486
487
          state ps, ns;
488
          logic in reg;
489
490
          always comb begin
491
              ns = ps;
492
493
              // Handle state transitions
494
              case (ps)
495
                  s wait rise: begin
496
                      if (in reg) begin
497
                          ns = s pulse;
498
                      end
499
                  end
500
                  s pulse: begin
501
                      if (~in reg) begin
502
                          ns = s wait rise;
503
                      end else begin
504
                           ns = s wait fall;
505
                      end
506
                  end
507
                  s wait fall: begin
508
                      if (~in reg) begin
509
                           ns = s wait rise;
510
                      end
511
                  end
512
              endcase
513
514
              pulse = (ps == s pulse);
515
          end
516
517
          always_ff @(posedge clk) begin
              // Update state
518
519
              if (reset) begin
520
                  ps <= s wait rise;
521
              end else begin
522
                  ps <= ns;
523
              end
524
              // Register input
525
              in reg <= in;
526
          end
527
528
      endmodule // pulse_gen
529
530
531
      * Testbench to test the functionality of the pulse gen module
532
533
      module pulse_gen_testbench();
534
535
          logic pulse, in, clk, reset;
536
537
          pulse gen dut (.*);
538
539
          parameter CLOCK PERIOD = 100;
540
          initial begin
541
              clk <= '0;
```

```
forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
543
          end
544
545
          initial begin
546
              integer i;
547
548
              @(posedge clk) reset <= '1; in <= '0;</pre>
              @(posedge clk) reset <= '0; in <= '1;</pre>
549
550
551
              for (i = 0; i < 5; i++) begin
552
                  @(posedge clk);
553
              end
554
555
              @(posedge clk) in <= '0;</pre>
556
557
              for (i = 0; i < 5; i++) begin
558
                  @(posedge clk);
559
              end
560
561
              @(posedge clk) in <= '1;</pre>
562
              @(posedge clk) in <= '0;</pre>
563
564
              for (i = 0; i < 5; i++) begin
565
                  @(posedge clk);
566
              end
567
568
              $stop;
569
          end
570
      endmodule // pulse_gen_testbench
571
572
      /**********
573
574
575
     rh ctrl.sv
576
577
      ***********
578
579
580
      * Connor Aksama
      * 03/13/2023
581
582
      * CSE 371
583
      * Lab 6
584
     * /
585
586
      * Controller module for the rush hour system.
587
588
589
      * Inputs:
590
            pp [3 bit] - Parking spaces currently occupied
591
             hour [3 bit] - The current hour
592
             clk [1 bit] - The clock to use for this module.
593
             reset [1 bit] - Resets the FSM to its initial state.
594
595
      * Outputs:
596
             rh_start [3 bit] - The saved start of rush hour
597
             rh end [3 bit] - The saved end of rush hour
598
              rh start valid [1 bit] - 1 if rh start is valid, 0 o.w.
599
              rh end valid [1 bit] - 1 if rh end is valid, 0 o.w.
      */
600
601
     module rh ctrl (
602
              output logic [2:0] rh_start, rh_end
603
              ,output logic rh_start_valid, rh_end_valid
604
              ,input logic [2:0] pp, hour
605
              ,input logic clk, reset
606
          );
607
608
609
          typedef enum { s_normal, s_rush, s_end } state;
610
```

542

```
611
          state ps, ns;
612
613
          logic full, empty, hour0;
614
          logic save start, save end, reset data;
615
616
          // Datapath module
617
          // rh start -> rh start (saved start hour)
618
          // rh end -> rh end (saved end hour)
619
          // rh start valid -> rh start valid (rh start valid?)
620
          // rh end valid -> rh end valid (rh end valid?)
621
          // hour -> hour (current hour of system)
622
          // save start -> save start (current hour is start)
623
          // save end -> save end (current hour is end)
          // clk \rightarrow clk
624
          // reset | reset data -> reset (reset FSM to start)
625
626
          rh data rush hour data (
627
              .rh_start(rh_start)
628
              ,.rh_end(rh_end)
629
              ,.rh start valid(rh start valid)
630
              ,.rh end valid(rh end valid)
              ,.hour(hour)
631
632
              ,.save_start(save start)
633
              ,.save end(save end)
634
              ,.clk(clk)
635
              ,.reset(reset | reset data)
636
          );
637
638
          always comb begin
639
              // Handle state transitions
640
641
              case (ps)
642
643
                   s normal: begin
644
                       if (full) begin
645
                           ns = s_rush;
646
                       end else begin
647
                           ns = s normal;
648
                       end
649
                   end
650
651
                   s rush: begin
652
                       if (empty) begin
653
                           ns = s end;
654
                       end else begin
655
                           ns = s rush;
656
                       end
657
                  end
658
659
                   s end: begin
660
                       if (hour0) begin
661
                           ns = s normal;
662
                       end else begin
663
                           ns = s end;
664
                       end
665
                   end
666
667
              endcase
668
669
              // Control signals
670
              save start = (ps == s normal) & full;
671
              save_end = (ps == s_rush) & empty;
672
              reset data = (ps == s end) & hour0;
673
674
          end
675
676
677
          always ff @(posedge clk) begin
678
              // Update FSM
679
              if (reset) begin
```

```
680
                  ps <= s normal;</pre>
681
              end else begin
682
                  ps <= ns;
683
              end
684
685
              // Register control signals
686
              full <= (pp == 3'b111);
687
              empty \leq (pp == 3'b000);
688
              hour0 \leftarrow (hour == 3'b000);
689
          end
690
691
692
      endmodule // rh ctrl
693
694
695
      * Testbench to test the functionality of the rh ctrl module
696
       * /
697
      module rh ctrl testbench();
698
699
          logic [2:0] rh start, rh end;
700
          logic rh_start_valid, rh_end_valid;
701
702
          logic [2:0] pp, hour;
703
          logic clk, reset;
704
705
          rh ctrl dut (.*);
706
707
          parameter CLOCK_PERIOD = 100;
708
          initial begin
709
              clk <= '0;
710
              forever #(CLOCK PERIOD / 2) clk <= ~clk;</pre>
711
          end
712
713
          initial begin
714
              integer i;
715
716
              @(posedge clk) reset <= '1; pp <= '0; hour <= '0;
717
              @(posedge clk) reset <= '0;</pre>
718
719
              for (i = 0; i < 40; i++) begin
720
                  @(posedge clk);
721
                  @(posedge clk)
722
                  if (i % 2 == 0) begin
723
                      // Increment hour
724
                      hour \leftarrow hour + 3'd1;
725
                  end
726
                  if (i % 3 == 0) begin
727
                      // Add car to lot
728
                      pp <= pp + 3'd1;
729
                  end
730
              end
731
732
              $stop;
733
          end
734
735
      endmodule // rh_ctrl_testbench
736
      /**********
737
738
739
      rh data.sv
740
741
      ***********
742
743
      * Connor Aksama
744
745
      * 03/13/2023
746
      * CSE 371
747
      * Lab 6
748
      */
```

```
749
750
     /**
751
      * Datapath module for the rush hour system.
752
753
       * Inputs:
754
             hour [3 bit] - The current hour
755
              save start [1 bit] - 1 if hour should be saved for start, 0 o.w.
756
              save end [1 bit] - 1 if hour should be saved for end, 0 o.w.
757
              clk [1 bit] - The clock to use for this module.
758
              reset [1 bit] - Resets the FSM to its initial state.
759
       * Outputs:
760
761
              rh start [3 bit] - The saved start of rush hour
762
              rh end [3 bit] - The saved end of rush hour
763
              rh start valid [1 bit] - 1 if rh start is valid, 0 o.w.
764
              rh end valid [1 bit] - 1 if rh end is valid, 0 o.w.
765
      */
766
     module rh data (
767
              output logic [2:0] rh start, rh end
768
              ,output logic rh start valid, rh end valid
769
              ,input logic [2:0] hour
770
              ,input logic save start, save end, clk, reset
771
          );
772
773
774
          always ff @(posedge clk) begin
775
              // Register hour/valid bits based on ctrl signals
776
              if (reset) begin
777
                  rh start <= '0;
778
                  rh end <= '0;
779
                  rh start valid <= '0;
780
                  rh end valid <= '0;
781
              end else if (save start) begin
782
                  rh start <= hour;</pre>
783
                  rh start valid <= '1;
784
              end else if (save end) begin
785
                  rh end <= hour;
786
                  rh end valid <= '1;</pre>
787
              end
788
789
790
          end
791
792
      endmodule // rh data
793
794
795
      * Testbench to test the functionality of the rh ctrl module
796
797
     module rh data testbench();
798
799
          logic [2:0] rh start, rh end;
800
          logic rh start valid, rh end valid;
801
          logic [2:0] hour;
802
          logic save start, save end, clk, reset;
803
804
          rh data dut (.*);
805
806
          parameter CLOCK PERIOD = 100;
807
          initial begin
808
809
              forever #(CLOCK_PERIOD / 2) clk <= ~clk;</pre>
810
          end
811
812
          initial begin
813
              integer i;
814
815
              @(posedge clk) reset <= '1; save_start <= '0; save_end <= '0; hour <= '0;
816
              @(posedge clk) reset <= '0;</pre>
817
```

```
818
              // Do nothing
819
              for (i = 0; i < 10; i++) begin
820
                  @(posedge clk);
821
                  hour <= i;
822
823
824
              // Save start hour
825
              @(posedge clk) save start <= '1;</pre>
826
              @(posedge clk) save start <= '0;</pre>
827
828
              for (i = 0; i < 10; i++) begin
829
                  @(posedge clk);
830
              end
831
832
              // Save end hour
833
              @(posedge clk); hour <= hour + 3;</pre>
834
              @(posedge clk); save_end <= '1;</pre>
835
              @(posedge clk); save end <= '0;</pre>
836
837
              for (i = 0; i < 10; i++) begin
838
                  @(posedge clk);
839
840
841
              @(posedge clk); hour <= '0; reset <= '1;</pre>
842
              @(posedge clk); reset <= '0;</pre>
843
844
              for (i = 0; i < 10; i++) begin
845
                  @(posedge clk);
846
              end
847
848
              $stop;
849
          end
850
851
      endmodule // rh data testbench
852
      /**********
853
854
855
      seq7.sv
856
      ***********
857
858
859
     /*
      * Connor Aksama
860
861
      * 03/13/2023
862
      * CSE 371
      * Lab 6
863
864
      */
865
866
867
      * Defines data for 1-digit hexadecimal HEX display given a 4-bit unsigned integer
868
869
       * Inputs:
870
             num [4 bit] - An unsigned integer value [0x0-0xF] to display
871
872
       * Outputs:
873
             HEX [7 bit] - A HEX display for the input num, formatted in standard seven
       segment display format
874
      */
875
      module seg7(
876
          output logic [6:0] HEX
877
          ,input logic [3:0] num
878
          );
879
880
          // Drive HEX output signals given num
881
          always comb begin
882
              // Light HEX using num
883
              case (num)
                  //
884
                         Light: 6543210
                   0: HEX = ~7'b01111111; // 0
885
```

```
886
                   1: HEX = ~7'b0000110; // 1
887
                   2: HEX = ~7'b1011011; // 2
                   3: HEX = ~7'b1001111; // 3
888
                   4: HEX = \sim 7'b1100110; // 4
889
                                           // 5
890
                   5: HEX = ~7'b1101101;
                                           // 6
891
                   6: HEX = ~7'b1111101;
892
                   7: HEX = ~7'b0000111; // 7
893
                   8: HEX = ~7'b11111111; // 8
894
                   9: HEX = ~7'b1101111; // 9
895
                  10: HEX = ~7'b1110111; // A
896
                  11: HEX = ~7'b11111100; // b
897
                  12: HEX = ~7'b1011000; // c
                  13: HEX = ~7'b10111110; // d
898
                  14: HEX = ~7'b1111001; // E
899
                  15: HEX = ~7'b1110001; // F
900
901
                  default: HEX = 7'bX;
902
              endcase
903
          end
904
905
      endmodule // seg7
906
907
908
      * Tests the functionality of the seg7 module.
909
910
      module seg7 testbench();
911
912
          logic [6:0] HEX;
913
          logic [3:0] num;
914
915
          seg7 dut (.HEX, .num);
916
917
          initial begin
918
919
              integer i;
920
921
              // Check HEX displays for integers 0x0-0xff
922
              for (i = 0; i <= 15; i++) begin</pre>
923
                  #10 \text{ num} = i;
924
              end
925
              #50;
926
          end
927
928
      endmodule // seg7 testbench
929
```