Problem 1

Charges


- 1. Fifo. Su was changed to take 2 words of write data instead of 1.
- 2. fifo-Ctrl. SU was charged to increase the write pointer by 2 locations on a write operation rather than Just 1. Additionally, the losic to chak if the buffer was full was charged to include the case when only I word was open.
- 3. reg-file. SV was charged to take in 2 vords of write data, and to write to 2 adjusted words on a write operation.


Verification

To verify this design, I sequentially posted 16 bit values into the buffer until the buffer was full, then read 8 bit values until empty to ensure the cornect ordering of values.

Neft, a few words were widten to the buffer, then one was read. Pairs of words were then written until the buffer became full at 15 words. Neft, simultaneous read/write was tested. When full, we expect the read to succeed every clock cycle, but the write should only was tested. When full, we expect the read to succeed every clock cycle, but the write should only happen every other clock cycle.

Simulation Results





Problem 3

- · Both Meath and Moore actions are executed on the exit out of a state.

 Meath actions depend on which transition is taken while Moure actions are not.
- · ASM blocks help to indicate this timing by associating the action of an output with its physical location in the diagram (i.e. along a transition edge, or out of a state box).
- · I think ASM charts are more convenient in tracity state transitions since the use of decision bodes make determining transitions easier. However, FSMs are encier to determine output values since output values are indicated at every stated state transition.

Time Spent: 2 hours Difficulty: Easy