

Question 1.

Implement an RISC-V-LC ISA Simulator.

Answer:

In this lab, we are going to complete some of the instructions in the `sim.c` file. There are few main points to mark and it is going to be stated in this lab report. In the following part, I am going to demonstrate how I complete this lab.

Let's say we have to complete the `handle_slli` function: Since we know that it is a I-type instructions, we can refer to the sample implementation of the `handle_addi` function

```
1 void handle_addi(unsigned int cur_inst) {
2     unsigned int rd = MASK11_7(cur_inst), rs1 = MASK19_15(cur_inst);
3     int imm12 = sext(MASK31_20(cur_inst), 12);
4     NEXT_LATCHES.REGS[rd] = CURRENT_LATCHES.REGS[rs1] + imm12;
5 }
```

since the parsing is the same for all integer R-I instructions, but only differs by the logic, I just have to modify line 4 by changing the “+” operator to other operators like “<<” for `slli`, “^” for `ori` etc. Basically most integer R-I instructions like `slli`, `xori`, `srli`, `ori`, `andi`, `lui` can be implemented in the same way except `srai`.

Since the result of `srai` instruction is MSB-extended, we have to put the result into the `sext()` function before storing it into the `rd`.

```
NEXT_LATCHES.REGS[rd] = sext(CURRENT_LATCHES.REGS[rs1] >> imm5, 32);
```

Then we have the integer R-R type instructions. These instructions implement R-Type format. So we are referring to the R-Type instruction example

```
1 void handle_add(unsigned int cur_inst) {
2     unsigned int rd = MASK11_7(cur_inst),
3                 rs1 = MASK19_15(cur_inst),
4                 rs2 = MASK24_20(cur_inst);
5     NEXT_LATCHES.REGS[rd] = CURRENT_LATCHES.REGS[rs1]
6                             + CURRENT_LATCHES.REGS[rs2];
7 }
```

To complete the R-Type instructions, it shares the same idea of I type, by changing the “+” operator in line 6 to other operators like “<<” for `sll`, “^” for `or` etc. Same for R-R instructions, `sra` requires special handling as it has MSB-extended return value. so the last line becomes

```
NEXT_LATCHES.REGS[rd] = sext(CURRENT_LATCHES.REGS[rs1]
                             >> CURRENT_LATCHES.REGS[rs2], 32);
```

For unconditional jump `JAL`, it uses J-Type format which has the 20-bit `jimm20` specially formatted into the form of `[20|10 : 1|11|19 : 12]`. Therefore, there is no simple masking but we have to mask the current instruction binary stream part by part. The construction of jump immediate is done as below:

```
1 int imm20 = (MASK19_12(cur_inst) << 12);
2     imm20 += (MASK20(cur_inst) << 11);
3     imm20 += (MASK30_21(cur_inst) << 1);
4     imm20 += (MASK31(cur_inst) << 20);
```

then the $PC + 4$ of current state will be stored into the rd if provided and the sign-extended jump immediate is added to the current PC as a offset then stored to the PC of next state to let the FSM jump to the desire location in the next state

For unconditional jump $JALR$, it uses I-Type format so it shares the same parsing format as the I-Type as implemented in the previous part. But the main different is we are jumping to an address relative to an address stored in register. Therefore, instead of adding the jump offset directly to the next state PC , the next state PC is set to the address stored in $rs1$ that is offset by the immediate value.

For conditional branches, there is a given example of beq , so we can just mimic the parsing logic done in beq and change the branching logic

```
1 void handle_beq(unsigned int cur_inst) {
2     unsigned int rs1 = MASK19_15(cur_inst), rs2 = MASK24_20(cur_inst);
3     int imm12 = (MASK31(cur_inst) << 12) + \
4                 (MASK7(cur_inst) << 11) + \
5                 (MASK30_25(cur_inst) << 5) + \
6                 (MASK11_8(cur_inst) << 1);
7     if (CURRENT_LATCHES.REGS[rs1] == CURRENT_LATCHES.REGS[rs2])
8         NEXT_LATCHES.PC = (sext(imm12, 12) + CURRENT_LATCHES.PC);
9 }
```

we just have to modify the “+” in line 8 to implement different branching logic like “!=” for bne , “>=” for bge and “<” for blt .

For load instructions, they are in I-Type format so the parsing is the same as implemented in the previous part. By following the example of the lb , we can formulate the instructions to read the memory from the address that is offset by the immediate. After retrieving the value from the memory, I applied corresponding masking function to the value so that the output will be of the desired length.

For store instructions, they have similar instruction parsing as the conditional branch instructions, so the main focus will be the storing mechanism. This is the implementation of my `handle_sw` function.

```
1 void handle_sw(unsigned int cur_inst) {
2     unsigned int rs1 = MASK19_15(cur_inst), rs2 = MASK24_20(cur_inst);
3     int imm12 = (MASK11_7(cur_inst));
4     imm12 += (MASK31_25(cur_inst) << 5);
5     int startAddr = CURRENT_LATCHES.REGS[rs1] + sext(imm12, 12);
6     MEMORY[startAddr] = (MASK7_0(CURRENT_LATCHES.REGS[rs2]));
7     MEMORY[startAddr + 1] = (MASK15_8(CURRENT_LATCHES.REGS[rs2]));
8     MEMORY[startAddr + 2] = (MASK23_16(CURRENT_LATCHES.REGS[rs2]));
9     MEMORY[startAddr + 3] = (MASK31_24(CURRENT_LATCHES.REGS[rs2]));
10 }
```

In my code, I have separated the data to be stored to the memory into 4 different sections and store them into the memory byte by byte separately. For word(32-bit), split into 4 chunks; for half(16-bit), split into 2 chunks.

The following are the screenshots of the corresponding simulations.

Figure 1: add4.bin

```
zsh
[INFO]: Welcome to the RISCVC LC Simulator
[INFO]: read 60 words (240 bytes) from program into memory.
RISCVC LC SIM > mdump 0x38 0x38

memory content [0x00000038..0x00000038]:
-----
0x00000038 (56) : 0xffffffffb

RISCVC LC SIM > go

[INFO]: simulating...
[INFO]: cur_inst = 0x000005b7
[INFO]: cur_inst = 0x03458593
[INFO]: cur_inst = 0x0005a583
[INFO]: cur_inst = 0x00000637
[INFO]: cur_inst = 0x03860613
[INFO]: cur_inst = 0x000c2603
[INFO]: cur_inst = 0xffff58593
[INFO]: cur_inst = 0x00160613
[INFO]: cur_inst = 0xfe059ce3
[INFO]: cur_inst = 0xffff58593
[INFO]: cur_inst = 0x00160613
[INFO]: cur_inst = 0xfe059ce3
[INFO]: cur_inst = 0xffff58593
[INFO]: cur_inst = 0x00160613
[INFO]: cur_inst = 0xfe059ce3
[INFO]: cur_inst = 0x000006b7
[INFO]: cur_inst = 0x03860693
[INFO]: cur_inst = 0x00c6a023
[INFO]: cur_inst = 0x0000707f
[INFO]: RISCVC LC is halted.

RISCVC LC SIM > mdump 0x38 0x38

memory content [0x00000038..0x00000038]:
-----
0x00000038 (56) : 0xfffffffff

RISCVC LC SIM > q
bye.
```

Figure 2: count10.bin

```
zsh
[INFO]: cur_inst = 0x00000000
[INFO]: cur_inst = 0xfe031ce3
[INFO]: cur_inst = 0x00638b3
[INFO]: cur_inst = 0xffff30313
[INFO]: cur_inst = 0xfe031ce3
[INFO]: cur_inst = 0x0000707f
[INFO]: RISCVC LC is halted.

RISCVC LC SIM > rdump

current register/bus values:
-----
instruction count: 35
PC : 0x00400000
registers:
zero [x0]: 0x00000000
ra [x1]: 0x00000000
sp [x2]: 0x00000000
gp [x3]: 0x00000000
tp [x4]: 0x00000000
t0 [x5]: 0x00000020
t1 [x6]: 0x00000000
t2 [x7]: 0x00000037
fp/s0 [x8]: 0x0000001c
s1 [x9]: 0x00000000
a0 [x10]: 0x00000000
a1 [x11]: 0x00000000
a2 [x12]: 0x00000000
a3 [x13]: 0x00000000
a4 [x14]: 0x00000000
a5 [x15]: 0x00000000
a6 [x16]: 0x00000000
a7 [x17]: 0x00000000
s2 [x18]: 0x00000000
s3 [x19]: 0x00000000
s4 [x20]: 0x00000000
s5 [x21]: 0x00000000
s6 [x22]: 0x00000000
s7 [x23]: 0x00000000
s8 [x24]: 0x00000000
s9 [x25]: 0x00000000
s10 [x26]: 0x00000000
s11 [x27]: 0x00000000
t3 [x28]: 0x00000000
t4 [x29]: 0x00000000
t5 [x30]: 0x00000000
t6 [x31]: 0x00000000

RISCVC LC SIM > █
```

Figure 3: isa.bin

```
.rgnization_And_Design  /sim benchmarks/isa.bin +
>
zsh
RISCVC LC SIM > rdump

current register/bus values:
-----
instruction count: 32
PC                : 0x00400000
registers:
zero [x0]: 0x00000000
ra   [x1]: 0x00000000
sp   [x2]: 0x00000000
gp   [x3]: 0x00000000
tp   [x4]: 0x00000000
t0   [x5]: 0x00000000
t1   [x6]: 0x00000000
t2   [x7]: 0x00000000
fp/s0 [x8]: 0x0000007c
s1   [x9]: 0x00000004
a0   [x10]: 0xffffffff
a1   [x11]: 0xffffffff
a2   [x12]: 0xffffffff800
a3   [x13]: 0xfffffffffee
a4   [x14]: 0xffffffff9
a5   [x15]: 0x00000000a
a6   [x16]: 0x00000000d
a7   [x17]: 0x0000000068
s2   [x18]: 0x000000000
s3   [x19]: 0x000000000
s4   [x20]: 0x000000000
s5   [x21]: 0x000000000
s6   [x22]: 0x000000000
s7   [x23]: 0x000000000
s8   [x24]: 0x000000000
s9   [x25]: 0x000000000
s10  [x26]: 0x000000000
s11  [x27]: 0x000000000
t3   [x28]: 0x000000000
t4   [x29]: 0x000000000
t5   [x30]: 0x000000000
t6   [x31]: 0x000000000

RISCVC LC SIM > mdump 0x94 0x94

memory content [0x00000094..0x00000094]:
-----
0x00000094 (148) : 0xffffffffee

RISCVC LC SIM >
```

Figure 4: swap.bin

```
.rgnization_And_Design  illyfish@Jellyfishs-MacBook-Pro +
>
zsh
RISCVC LC SIM > q
bye.
./sim benchmarks/swap.bin
[INFO]: Welcome to the RISCVC LC Simulator

[INFO]: read 60 words (240 bytes) from program into memory.

RISCVC LC SIM > mdump 0x34 0x38

memory content [0x00000034..0x00000038]:
-----
0x00000034 (52) : 0x0000abcd
0x00000038 (56) : 0x00001234

RISCVC LC SIM > go

[INFO]: simulating...

[INFO]: cur_inst = 0x000002b7
[INFO]: cur_inst = 0x03428293
[INFO]: cur_inst = 0x0002a283
[INFO]: cur_inst = 0x00000337
[INFO]: cur_inst = 0x03830313
[INFO]: cur_inst = 0x00032303
[INFO]: cur_inst = 0x000003b7
[INFO]: cur_inst = 0x03430393
[INFO]: cur_inst = 0x00000e37
[INFO]: cur_inst = 0x038e0e13
[INFO]: cur_inst = 0x005e2023
[INFO]: cur_inst = 0x0063a023
[INFO]: cur_inst = 0x0000707f
[INFO]: RISCVC LC is halted.

RISCVC LC SIM > mdump 0x34 0x38

memory content [0x00000034..0x00000038]:
-----
0x00000034 (52) : 0x00001234
0x00000038 (56) : 0x0000abcd

RISCVC LC SIM > q
bye.
```