

CENG3420

Lab 3-2: RISC-V Litter Computer (RISC-V LC)

Lancheng ZOU & Su ZHENG
(Original: Chen BAI)
Department of Computer Science & Engineering
Chinese University of Hong Kong
1czou23@cse.cuhk.edu.hk &
szheng22@cse.cuhk.edu.hk

Spring 2023

Outline

- 1 Introduction
- 2 RISCV-LC Execution Model
- 3 Implementations
- 4 Lab 3-2 Assigment

Introduction

Introduction Overview

Use C programming language to finish lab assignments in following weeks.


- Lab 2.1 implement the RISCV-LC Assembler
- Lab 2.2 implement the RISCV-LC ISA Simulator
- \rightarrow Lab 3.x implement the RISCV-LC Simulator

NOTICE

Lab2 & Lab3 are challenging!
Once you have passed Lab2 & Lab3, you will be more familiar with RV32I & a basic implementation!

Introduction Our Lab2 & Lab3 are Inspired by LC-3b

- LC-3b: **Little Computer 3, b** version.
- Relatively simple instruction set.
- Most used in teaching for CS & CE.
- Developed by Yale Patt@UT & Sanjay J. Patel@UIUC.







Introduction Lab3 Overview

What will we do in Lab 3-2?

• Implement the memory-related operations: load & store.

Introduction RISC-V LC





Introduction Finite State Machine in RISCV-LC

- A state in RISCV-LC is indexed by 7 bits (7 control signals, i.e., J6, J5, J4, J3, J2, J1, J0).
- A state in RISCV-LC is consist of 33 bits (33 control signals).
- A control read-only memory (ROM) stores all states.
- Control Signal Selection Logic & IR[6:0] (IRD decides the multiplexor) controls the state transition.
- There are 22 different states for RISCV-LC.

RISCV-LC Execution Model

RISCV-LC Execution Model Notice

Notice

- A design with a single bus and distributed registers.
- A single memory holds both instructions and data.
- The first instruction is placed at the address 0x0.
- The data are placed at the end of all instructions.
- PC is initialized as 0x0.
- No pipeline, and no caches.

RISCV-LC Execution Model The Data Structure Organization in Memory



Source codes \leftrightarrow Machine codes \leftrightarrow Organization in memory

RISCV-LC Execution Model Initial Steps


- \bigcirc PC \rightarrow BUS
- \bigcirc BUS \rightarrow MAR
- **4** Memory[MAR] → MDR
- 6 MDR \rightarrow BUS
- 6 BUS \rightarrow IR
- Generate control signals according to IR[6:0]

The detail information is shown in Lab 3-1 slides.

Implementations

Implementations I Operations in One Clock Cycle

```
In "riscy-lc.c":
     * execute a cycle
    void cycle() {
          * core steps
          */
        eval_micro_sequencer();
        cycle memory();
        eval bus drivers();
        drive bus();
        latch_datapath_values();
        CURRENT LATCHES =
            NEXT LATCHES;
        CYCLE COUNT++;
```




Implementations I Memory Specifications

In "riscy-lc.h"

```
/* Main memory */
#define MEM_CYCLES 5
#define BYTES_IN_MEM 0x2000000
unsigned char MEMORY[BYTES_IN_MEM];
/* 'MEM_VAL' saves the output of the main memory at each cycle
    */
int MEM_VAL;
```

Implementations II Memory Specifications



Memory organization: little endian.

Implementations I Data Size Selection

In "functions.c", we select the memory operation per byte, half word, or word if "data_size" is asserted.

```
int datasize_mux(unsigned int data_size, int funct3, int zero) {
   if (data_size) {
        switch(data_size) {
            case 0:
                return zero;
                case 1:
                     return ~(funct3 & 0x3);
        }
   } else
        return zero;
}
```

Implementations I Data Size Selection

In "functions.c", we select the memory operation per byte, half word, or word if "data_size" is asserted.

return ~ (funct3 & 0x3);

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note		
1b	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]			
1h	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]			
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm][0:31]			
1bu	Load Byte (U)	I	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends		
1hu	Load Half (U)	I	0000011	0x5		rd = M[rs1+imm][0:15]	zero-extends		
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]			
sh	Store Half	S	0100011	0x1		M[rs1+imm][0:15] = rs2[0:15]			
SW	Store Word	S	0100011	0x2		M[rs1+imm][0:31] = rs2[0:31]			

Instruction formats of memory operations.

For example, for "lw", we will get " \sim (0x2 & 0x3)"

Implementations I Write Memory

The potential implementation:

```
// 8-bit
MEMORY[CURRENT_LATCHES.MAR] = MASK7_0 (CURRENT_LATCHES.MDR);
// 16-bit
MEMORY[CURRENT_LATCHES.MAR] = MASK7_0 (CURRENT_LATCHES.MDR);
MEMORY[CURRENT_LATCHES.MAR + 1] = MASK15_8 (CURRENT_LATCHES.MDR);
// ...
```

Implementations I Read Memory

The potential implementation:

Implementations I Load Values

```
// LD_REG
REGS[mask_val(CURRENT_LATCHES.IR, 11, 7)] = BUS;
// Why do we load a register with a value from bit 7 to bit 11?
```

31 2/	26 2	5 24	20	19	15	14	12	11	/	6	U	
funct7		rs	2	rs1		funct3		rd		opcode		
in	imm[11:0]			rs1		funct3		rd		opcode		
_	imm[11:5] rs2		2	rs1		funct3		imm[4:0]		opcode		
imm[12	10:5]	rs	2	rs1		fun	ct3	imm[4:1 11]		opcode		
imm[31:12]								rd opcod		de		
imm[20 10:1 11 19:12]									rd	opcode		

R-type I-type S-type B-type U-type J-type

Instruction formats of RISCV operations.

Lab 3-2 Assignment

Lab 3-2 Assigment Compile & Run RISCV-LC Simulator

Please visit the website for more information:

https://github.com/MingjunLi99/ceng3420

Get the RV32I Assembler

In the terminal of your computer, type these commands:

- git clone https://github.com/MingjunLi99/ceng3420.git
- cd ceng3420
- git checkout lab3.2

Linux/MacOS environment is suggested

You may use windows subsystem for linux (WSL) or the linux servers in CSE.

Run the RISC-V LC

\$./riscv-lc <uop> <*.bin> # RISCV-LC can execute successfully if you have implemented it.

Lab3.2 Assignment Assignment Content

In riscv-lc.c,

- Finish cycle_memory
- Finish latch_datapath_values

The unimplemented codes are commented with Lab3-2 assignment

Lab 3-2 Assignment Verification

Benchmarks

Verify your codes with these benchmarks (inside the benchmarks directory)

- isa.bin
- count10.bin
- swap.bin
- add4.bin

Verification

- isa.bin \rightarrow a3 = -18/0xffffffee and MEMORY[0x84 + 16] = 0xffffffee
- count10.bin \rightarrow t2 = 55/0x00000037
- swap.bin \rightarrow NUM1 (memory address: 0x00000034) changes from 0xabcd to 0x1234 and NUM2 (memory address: 0x00000038) changes from 0x1234 to 0xabcd
- add4.bin → BL (memory address: 0x00000038) changes from -5 (0xfffffffb) to -1 (0xffffffff)

Lab 3-2 Assignment Submission

Submission Method:

Submit the zip file (including codes and a report) after the whole lectures of Lab3 into **Blackboard**.

Lab 3-2 Assignment Tips

Tips

Inside docs, there are five valuable documents for your reference!

- riscv-lc.pdf
- fsm.pdf
- opcodes-rv32i: RV32I opcodes
- riscv-spec-20191213.pdf: RV32I specifications
- risc-v-asm-manual.pdf: RV32I assembly programming manual