Name: Yu Ching Hei SID: 1155193237

email: chyu2@cse.cuhk.edu.hk Date: May 15, 2024

Question 1.

Lab 3.1 result

Answer:

Figure 1: add4 before

Figure 2: add4 after

Name: Yu Ching Hei SID: 1155193237

email: chyu2@cse.cuhk.edu.hk Date: May 15, 2024

Figure 3: count10 result

[INFO]: RISCV LC is halted. RISCV LC SIM > rdump current register/bus values: cycle count : 412 PC : 0x00400000 IR : 0x0000707f STATE_NUMBER : 0x0000007f **BUS** : 0x00000000 **MDR** : 0x0000707f MAR : 0x0000001c Mem. content: 0x00000000 : 0x00000000 **READY** : 0x00000000 registers: zero [x0]: 0x00000000 [x1]: 0x00000000 ra [x2]: 0x00000000 sp gp [x3]: 0x00000000 [x4]: 0x00000000 tp t0 [x5]: 0x00000020 t1 [x6]: 0x00000000 t2 [x7]: 0x00000037 fp/s0 [x8]: 0x00000000 s1 [x9]: 0x00000000 a0 [x10]: 0x00000000 [x11]: a1 0x00000000 a2 [x12]: 0x00000000 а3 [x13]: 0x00000000 a4 [x14]: 0x00000000 а5 [x15]: 0x00000000 a6 [x16]: 0x00000000 a7 [x17]: 0x00000000 [x18]: s2 0x00000000 [x19]: s3 0x00000000 s4 [x20]: 0x00000000 s5 [x21]: 0x00000000 s6 [x22]: 0x00000000 s7 [x23]: 0x00000000 s8 [x24]: 0x00000000 s9 [x25]: 0x00000000 s10 [x26]: 0x00000000 [x27]: s11 0x00000000 t3 [x28]: 0x00000000 t4 [x29]: 0x00000000 t5 [x30]: 0x00000000 t6 [x31]: 0x00000000

Name: Yu Ching Hei SID: 1155193237

Figure 4: isa register values

```
[INFO]: RISCV LC is halted.
RISCV LC SIM > rdump
current register/bus values:
cycle count : 364
PC
IR
              : 0x00400000
              : 0x0000707f
STATE_NUMBER : 0x0000007f
BUS
              : 0x00000000
MDR
              : 0x0000707f
MAR
              : 0x0000007c
Mem. content : 0x00000000
             : 0x00000000
READY
              : 0×00000000
registers:
         [x0]:
                 0×00000000
         [x1]:
                 0×00000000
sp
         [x2]:
                 0×00000000
gp
tp
         [x3]:
                 0×00000000
         [x4]:
                 0×00000000
t0
t1
t2
fp/s0
s1
a0
a1
a2
a3
a4
a5
a6
a7
s2
s3
s4
s5
s6
s7
s8
s9
s1
         [x5]:
                 0×00000000
         [x6]:
                 0x00000000
         [x7]:
                 0x00000000
         [x8]:
                 0x00000000
         [x9]:
                 0x00000084
         [x10]:
                 0xfffffffe
                 0xffffffff
         [x11]:
                 0xfffff800
         [x12]:
         [x13]:
                 0xffffffee
         [x14]:
                 0xfffffff9
         [x15]:
                 0x00000000a
         [x16]:
                 0x0000000d
         [x17]:
         [x18]:
         [x19]:
                 0×00000000
         [x20]: 0x00000000
         [x21]: 0x00000000
         [x22]: 0x00000000
         [x23]: 0x00000000
         [x24]: 0x00000000
         [x25]: 0x00000000
         [x26]: 0x00000000
         [x27]: 0x00000000
         [x28]: 0x00000000
         [x29]: 0x00000000
                 0×00000000
         [x30]:
```

Figure 5: is a memory content

Name: Yu Ching Hei SID: 1155193237

Figure 6: swap before

Figure 7: swap after

```
RISCV LC SIM > mdump 0x34 0x38

memory content [0x00000034..0x00000038]:
-----0x00000034 (52) : 0x00001234
0x00000038 (56) : 0x00000abcd
```

Name: Yu Ching Hei SID: 1155193237

email: chyu2@cse.cuhk.edu.hk Date: May 15, 2024

Question 2.

Lab 3.2 result

Answer:

Figure 8: add4 before

Figure 9: add4 after

Name: Yu Ching Hei SID: 1155193237

email: chyu2@cse.cuhk.edu.hk Date: May 15, 2024

Figure 10: count10 result

[INFO]: RISCV LC is halted. RISCV LC SIM > rdump current register/bus values: cycle count : 412 PC : 0x00400000 IR : 0x0000707f STATE_NUMBER : 0x0000007f **BUS** : 0x00000000 **MDR** : 0x0000707f MAR : 0x0000001c Mem. content: 0x00000000 В : 0x00000000 **READY** : 0x00000000 registers: zero [x0]: 0x00000000 [x1]: 0x00000000 ra [x2]: 0x00000000 sp gp [x3]: 0x00000000 [x4]: 0x00000000 tp t0 [x5]: 0x00000020 t1 [x6]: 0x00000000 t2 [x7]: 0x00000037 fp/s0 [x8]: 0x00000000 s1 [x9]: 0x00000000 a0 [x10]: 0x00000000 [x11]: a1 0x00000000 a2 [x12]: 0x00000000 а3 [x13]: 0x00000000 a4 [x14]: 0x00000000 а5 [x15]: 0×00000000 a6 [x16]: 0x00000000 a7 [x17]: 0x00000000 [x18]: s2 0x00000000 [x19]: s3 0x00000000 s4 [x20]: 0x00000000 s5 [x21]: 0x00000000 s6 [x22]: 0x00000000 s7 [x23]: 0x00000000 s8 [x24]: 0x00000000 s9 [x25]: 0x00000000 s10 [x26]: 0x00000000 [x27]: s11 0x00000000 t3 [x28]: 0x00000000 t4 [x29]: 0x00000000 t5 [x30]: 0x00000000 t6 [x31]: 0x00000000

Name: Yu Ching Hei SID: 1155193237

Figure 11: is a register values

```
[INFO]: RISCV LC is halted.
RISCV LC SIM > rdump
current register/bus values:
cycle count : 364
PC
IR
              : 0x00400000
              : 0x0000707f
STATE_NUMBER : 0x0000007f
BUS
              : 0x00000000
MDR
              : 0x0000707f
MAR
              : 0x0000007c
Mem. content : 0x00000000
             : 0x00000000
READY
              : 0×00000000
registers:
         [x0]:
                 0×00000000
zero
         [x1]:
                 0×00000000
sp
         [x2]:
                 0×00000000
gp
         [x3]:
                 0×00000000
         [x4]:
                 0×00000000
t0
t1
t2
fp/s0
s1
a0
a1
a2
a3
a4
a5
a6
a7
s2
s3
s4
s5
s6
s7
s8
s9
s1
         [x5]:
                 0×00000000
         [x6]:
                 0x00000000
         [x7]:
                 0x00000000
         [x8]:
                 0x00000000
         [x9]:
                 0x00000084
         [x10]:
                 0xfffffffe
                 0xffffffff
         [x11]:
                 0xfffff800
         [x12]:
         [x13]:
                 0xffffffee
         [x14]:
                 0xfffffff9
         [x15]:
                 0x00000000a
         [x16]:
                 0x0000000d
         [x17]:
         [x18]:
         [x19]:
                 0×00000000
         [x20]: 0x00000000
         [x21]: 0x00000000
         [x22]: 0x00000000
         [x23]: 0x00000000
         [x24]: 0x00000000
         [x25]: 0x00000000
         [x26]: 0x00000000
         [x27]: 0x00000000
         [x28]: 0x00000000
         [x29]: 0x00000000
                 0×00000000
         [x30]:
```

Figure 12: is a memory content

Name: Yu Ching Hei SID: 1155193237

Figure 13: swap before

Figure 14: swap after

Name: Yu Ching Hei SID: 1155193237

email: chyu2@cse.cuhk.edu.hk Date: May 15, 2024

Question 3.

Lab 3.3 result

Answer:

Figure 15: add4 before

Figure 16: add4 after

Name: Yu Ching Hei SID: 1155193237

Figure 17: count10 result

```
[INFO]: RISCV LC is halted.
RISCV LC SIM > rdump
current register/bus values:
cycle count : 412
PC
              : 0x00400000
IR
              : 0x0000707f
STATE_NUMBER : 0x0000007f
BUS
              : 0x00000000
MDR
              : 0x0000707f
MAR
              : 0x0000001c
Mem. content: 0x00000000
В
              : 0x00000000
READY
              : 0x00000000
registers:
zero
        [x0]:
                 0x00000000
        [x1]:
                 0x00000000
ra
        [x2]:
                 0x00000000
sp
gp
        [x3]:
                 0x00000000
        [x4]:
                 0x00000000
tp
t0
        [x5]:
                 0x00000020
t1
        [x6]:
                 0x00000000
t2
        [x7]:
                 0x00000037
fp/s0
        [x8]:
                 0x00000000
s1
        [x9]:
                 0x00000000
a0
        [x10]:
                 0x00000000
        [x11]:
a1
                 0x00000000
a2
        [x12]:
                 0x00000000
а3
        [x13]:
                 0x00000000
a4
        [x14]:
                 0x00000000
а5
        [x15]:
                 0×00000000
a6
        [x16]:
                 0x00000000
a7
        [x17]:
                 0x00000000
        [x18]:
s2
                 0x00000000
        [x19]:
s3
                 0x00000000
s4
        [x20]:
                 0x00000000
s5
        [x21]:
                 0x00000000
s6
        [x22]:
                 0x00000000
s7
        [x23]:
                 0x00000000
s8
        [x24]:
                 0x00000000
s9
        [x25]:
                 0x00000000
s10
        [x26]:
                 0x00000000
        [x27]:
s11
                 0x00000000
t3
        [x28]:
                 0x00000000
t4
        [x29]:
                 0x00000000
t5
        [x30]:
                 0x00000000
t6
        [x31]:
                 0x00000000
```

Name: Yu Ching Hei SID: 1155193237

Figure 18: is a register values

```
[INFO]: RISCV LC is halted.
RISCV LC SIM > rdump
current register/bus values:
cycle count : 364
PC
IR
              : 0x00400000
              : 0x0000707f
STATE_NUMBER : 0x0000007f
BUS
              : 0x00000000
MDR
              : 0x0000707f
MAR
              : 0x0000007c
Mem. content : 0x00000000
             : 0x00000000
READY
              : 0×00000000
registers:
         [x0]:
                 0×00000000
         [x1]:
                 0×00000000
         [x2]:
                 0×00000000
sp
gp
         [x3]:
                 0×00000000
         [x4]:
                 0×00000000
t0
t1
t2
fp/s0
s1
a0
a1
a2
a3
a4
a5
a6
a7
s2
s3
s4
s5
s6
s7
s8
s9
s1
         [x5]:
                 0×00000000
         [x6]:
                 0x00000000
         [x7]:
                 0x00000000
         [x8]:
                 0x00000000
         [x9]:
                 0x00000084
         [x10]:
                 0xfffffffe
                 0xffffffff
         [x11]:
                 0xfffff800
         [x12]:
         [x13]:
                 0xffffffee
         [x14]:
                 0xfffffff9
         [x15]:
                 0x00000000a
         [x16]:
                 0x0000000d
         [x17]:
         [x18]:
         [x19]:
                 0×00000000
         [x20]: 0x00000000
         [x21]: 0x00000000
         [x22]: 0x00000000
         [x23]: 0x00000000
         [x24]: 0x00000000
         [x25]: 0x00000000
         [x26]: 0x00000000
         [x27]: 0x00000000
         [x28]: 0x00000000
         [x29]: 0x00000000
                 0×00000000
         [x30]:
```

Figure 19: is a memory content

Name: Yu Ching Hei SID: 1155193237

Figure 20: swap before

Figure 21: swap after