

香港中文大學 The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems


Lab07: Integration of ARM and FPGA



Exercise




- In this lab, you need to follow the step-by-step instructions build a Random Number Generator in software:
 - ARM processor (i.e., Processing System) is responsible for generating the random number as VHDL is not capable of.
 - FPGA (i.e., Programmable Logic) is interfacing with the per
- You need to connect the PmodSSD to the ZedBoard via the Pmod connectors as follows:



Hardware Setup




- In this lab, you need to connect two micro-b USB wires to the Zedboard.
 - Connect the JTAG port on the top. This port is used to program the hardware bitstream.
 - Connect the UART port under the power switch. This port is used to program the software binary to the board and communicate with the software program.



AXI IP Block Design Diagram





Lab07 Outline



PART 1: IP Block Design



- ② IP Integration
- ③ HDL Wrapper
- Generate Bitstream






- **S ARM Programming**
- **©** Launch on Hardware









PART 1: IP Block Design



- ② IP Integration
- 3 HDL Wrapper
- Generate Bitstream






- **5** ARM Programming
- **©** Launch on Hardware











- Create a new Project called "Lab07"
- Click "Tools -> Create and Package New IP"
- Select "Create a new AXI4 peripheral"






- Name it "ssd_ctrl"
- Create a folder called "ip_repo" and store it
 - Remember the IP location!!






- Although we only require 3 registers, the minimum number is 4, so make it 4
- Finally, select "Edit IP" and click "Finish"





- You will see the Design Sources have created two files
 - ssd_ctrl_v1_0.vhd
 - ssd_ctrl_v1_0_S00_AXI.vhd
 - We are going to work on the AXI file first





- First, edit the ssd_ctrl_v1_0_S00_AXI.vhd
- The slv_reg0-3 is already defined

```
signal slv_reg0 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg1 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg2 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg3 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
```

 However, the ports are not. So, we need to create the ports in the entity

```
port (

-- Users to add ports here

s_slv_reg0 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);

s_slv_reg1 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);


s_slv_reg2 :in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);

-- User ports ends

-- Do not modify the ports beyond this line
```

```
s_slv_reg0 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
s_slv_reg1 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
s_slv_reg2 :in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
```





Connect the ports to registers after Add user logic

```
389 -- Add user logic here
390 s_slv_reg0 <= slv_reg0;
391 s_slv_reg1 <= slv_reg1;
392 slv_reg2 <= s_slv_reg2;
393 -- User logic ends
```

```
s_slv_reg0 <= slv_reg0;
s_slv_reg1 <= slv_reg1;
slv_reg2 <= s_slv_reg2;</pre>
```



- For any ports then are receiving inputs from the outside, we don't need to reset (btn -> slv_reg2)
- Comment the following codes

```
216
           begin
217 🖯
             if rising_edge(S_AXI_ACLK) then
                if S AXI ARESETN = '0' them
218 🖯
                  slv_reg0 <= (others => '0');
219
220
               slv_reg2 <= (others => '0').
                  slv_reg3 <= (others => '0');
222
223
                  loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
224
225 🖨
                  if (slv_reg_wren = '1') then
226 🖨
                    case loc addr is
227 🖨
                      when b"00" =>
228 🗇
                        for byte_index in O to (C_S_AXI_DATA_WIDTH/8-1) loop
229 🖨
                          if ( S_AXI_WSTRB(byte_index) = '1' ) then
230 🖨
                            -- Respective byte enables are asserted as per write strobes
231
232
                            slv_regO(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
                          end if:
233
234
                        end loop:
                      when b"01" =>
235 🗇
236 🖨
                        for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
237 🖨
                          if ( S_AXI_WSTRB(byte_index) = '1' ) then
238 🗇
                            -- Respective byte enables are asserted as per write strobes
239
                            slv_reg1(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
241 🖨
                          end if:
244
                  for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
245
                   if (S AXI WSTRB(byte index) = '1') then
246
                   -- Respective byte enables are asserted as per write strobes
247
248
                    slv\_reg2(byte\_index*8+7\ downto\ byte\_index*8) <= S\_AXI\_WDATA(byte\_index*8+7\ downto\ byte\_index*8);
249
250
```

- 1. Select the lines of code you want to comment
- 2. Right-click -> Select "Toggle Line Comments"



- Go back to ssd_ctrl_v1_0.vhd
- Add the ports created in axi.vhd to the component

```
55 ;
56 🖨
          component ssd_ctrl_v1_0_S00_AXI is
              generic (
              C_S_AXI_DATA_WIDTH : integer := 32;
              C S AXI ADDR WIDTH : integer := 4
59
              );
60
              port (
              s_slv_reg0 : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
62
              s_slv_reg1 : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
63
              s_slv_reg2 : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
64
66
              S_AXI_ACLK : in std_logic;
```

```
s_slv_reg0 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
s_slv_reg1 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
s_slv_reg2 :in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
```



- Then, component the port map as well
 - Don't forget to create the signals called s_slv_reg0-3

```
88 -- Instantiation of Axi Bus Interface SOO_AXI
 89 Ssd_display_v1_0_S00_AXI_inst : ssd_display_v1_0_S00_AXI
          generic map (
             C_S_AXI_DATA_WIDTH => C_SOO_AXI_DATA_WIDTH,
 92
              C_S_AXI_ADDR_WIDTH => C_SOO_AXI_ADDR_WIDTH
 93 🗀
 94
 95
              s_slv_reg0 => s_slv_reg0.
              s_slv_reg1 => s_slv_reg1.
 96
              s_slv_reg2 => s_slv_reg2.
 97
99
              S_AXI_ACLK => s00_axi_aclk,
100
              S_AXI_ARESETN => s00_axi_aresetn,
101
              S AXI AWADDR => s00 axi awaddr.
```


```
s_slv_reg0 => s_slv_reg0,
s_slv_reg1 => s_slv_reg1,
s_slv_reg2 => s_slv_reg2,
```

You can copy this

```
signal s_slv_reg0 : std_logic_vector(C_SOO_AXI_DATA_WIDTH-1 downto 0);
signal s_slv_reg1 : std_logic_vector(C_SOO_AXI_DATA_WIDTH-1 downto 0);
signal s_slv_reg2 : std_logic_vector(C_SOO_AXI_DATA_WIDTH-1 downto 0);
signal s_slv_reg2 : std_logic_vector(C_SOO_AXI_DATA_WIDTH-1 downto 0);
```

```
signal s_slv_reg0 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
signal s_slv_reg1 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
signal s_slv_reg2 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
```





Create the ports in the entity

```
17
           port (
18
                -- Users to add ports here
                clk : in std logic;
19
                sel : buffer std_logic := '0';
20
                ssd : out std_logic_vector (6 downto 0);
21
22
                led : out std_logic_vector(7 downto 0);
23
                btne : in std_logic;
24 ⊟
                -- User ports ends
```

```
clk : in std_logic;
sel : buffer std_logic := '0';
ssd : out std_logic_vector (6 downto 0);
led : out std_logic_vector (7 downto 0);
btnC : in std_logic;
```

Customize the AXI IP Block



 We first import the ssd_display.vhd file (Download from Blackboard), then create a component for it in ssd_ctrl_v1_0.vhd

```
S AXI RREADY
                       : in std_logic
 87 🖨
           ):
        end component ssd display v1 0 S00 AXI:
                                                                          component ssd display is
 89 !
 90 🖨
        component ssd display is
                                                                               Port (
91 🖯
          Port (
                                                                                  clk
                                                                                                     :in std logic;
           c1k
 92
                     :in std_logic;
                                                                                                     :in std logic vector (7 downto 0);
                                                                                  data in
93 !
           data in
                   :in std_logic_vector (7 downto 0);
                     :buffer std logic := '0';
94
                                                                                  sel
                                                                                                     :buffer std logic := '0';
 95 i
                     :out std_logic_vector (6 downto 0)
                                                                                                     :out std logic vector (6 downto 0)
                                                                                  ssd
96
        end component;
98
                                                                          end component;
        signal s_slv_reg0 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
99 i
        signal s_slv_reg1 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
100
        signal s_slv_reg2 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
101
102
```

Customize the AXI IP Block




- Then also port map it
 - (data_in only have 8-bit)

```
135
              2_AXI_KVALID
                               -/ suu_axi_rvaiia,
              S AXI RREADY
                              => s00_axi_rready
136 i
137 🗀
          ):
138
139
           -- Add user logic here
          ssd_display_inst: ssd_display
140 ⊜
141 '
              port map(
142
                 clk => clk,
                  data_in => s_slv_reg0(7 downto 0),
143
144
                  sel => sel,
                  ssd => ssd
145
146
            -- User logic ends
147
148
149 end arch_imp;
```

```
ssd_display_inst: ssd_display
  port map(
     clk => clk,
     data_in => s_slv_reg0(7 downto 0),
     sel => sel,
     ssd => ssd
);
```





 Finally, connect the led and btn to the s_slv_reg1-2 in the same file

150


For s_slv_reg2, we concatenate thirty-one '0' and btnc to make it 32-bit 149 | led ← s_slv_reg1(7 downto 0);

```
led <= s_slv_reg1(7 downto 0);
s_slv_reg2 <= (C_S00_AXI_DATA_WIDTH-1 downto 1 => '0') & btnc;
```

s_slv_reg2 <= (C_SOO_AXI_DATA_WIDTH-1 downto 1 => '0') & btnc;




- Click "Package IP" and "File Groups"
 - Select "Merge changes from File Groups Wizard"






- Similarly, Click "Customization Parameters"
 - Select "Merge changes from Customization Parameters Wizard"





- Finally, click "Review and Package"
- And click "Re-Package IP"





PART 1: IP Block Design




- ② IP Integration
- 3 HDL Wrapper
- 4 Generate Bitstream






- **5** ARM Programming
- **©** Launch on Hardware









- Click "Create Block Design"
- Then, Click "OK"








- Click "Add IP"
- Search "ssd_display" and select "ssd_display_v1.0"
- Also, search "zynq" and select "ZYNQ7 Processing System"






Click "Run Block Automation" and click "OK"






 Click "Run Connection Automation", Select "S AXI" on the left, and click "OK"






Drag the clk from ssd_ctrl IP to FCLK_CLK0 from ZYNQ IP






- Select btnc, sel, ssd, and led
- Right-click and select "Make External






- Click "Regenerate Layout"
- The block diagram should look like this





- Click "Validate Design"
- The result should have no errors





PART 1: IP Block Design



- ② IP Integration
- 3 HDL Wrapper
- Generate Bitstream






- **5** ARM Programming
- **©** Launch on Hardware











- Right click the "design_1" in Design Source
- Select "Create HDL Wrapper"
- Let the Vivado create it automatically





- We have provided the lab07.xdc (Download from blackboard)
- Import the lab07.xdc





- As vivado 2023 has a bug, we need to modify a file by ourselves
- At ip_repo\ssd_ctrl_1_0\drivers\ssd_ctrl_v1_0\src\
 - ip_repo is created at <u>here</u>
- Modify the Makefile

INCLUDEFILES=\$(wildcard *.h)
LIBSOURCES=\$(wildcard *.c)
OUTS = \$(wildcard *.o)

Modifying

```
1 INCLUDEFILES=*.h
2 LIBSOURCES=*.c
3 OUTS = *.o
```


You can copy this

to

```
1 INCLUDEFILES=$(wildcard *.h)
2 LIBSOURCES=$(wildcard *.c)
3 OUTS=$(wildcard *.o)
```



- Back to Vivado, Click "Reflesh IP Catalog"
- Click "Update Selected"



HDL Wrapper & Generate Bitstream




Run "Generate Bitstream"


- If you encounter any errors, please see <u>Modifying the IP Block (Just in Case)</u>
 - Except for the last step

HDL Wrapper & Generate Bitstream



- Then click "File -> Export"
- Click "Export Hardware"
 - Include the bitstream





Lab07 Outline



PART 1: IP Block Design





- ② IP Integration
- 3 HDL Wrapper
- **4** Generate Bitstream






- S ARM Programming (Set up Environment)
- **©** Launch on Hardware










Then open the "Vitis Classic 2023.2"





Create a "vitis_workspace" folder and Launch






- Click "Create Application Project"
- Click "Create a new platform from hardware (XSA)", click "Browse"
- Select the "design1_wrapper.xsa" in the lab07 project folder







- Set the project name "ssd_ctrl"
- Finally select "Hello World" templates and click "Finish"





 Open the "helloworld.c" in Explorer "ssd_ctrl_system -> ssd_ctrl -> src"

```
ic helloworld.c ⋈
> I design 1 wrapper

▼ ssd_ctrl_system [ design_1_wrapper ]

                                                                 2 * Copyright (C) 2023 Advanced Micro Devices, Inc. All Rights Reserved.

▼ Ssd ctrl [standalone ps7 cortexa9 0]
    > 🛍 Includes
    V 為 src
                                                                 6 * helloworld.c: simple test application
     > .c helloworld.c
      > h platform_config.h
                                                                    * This application configures UART 16550 to baud rate 9600.
      > c platform.c
                                                                    * PS7 UART (Zyng) is not initialized by this application, since
      > In platform.h
                                                                     * bootrom/bsp configures it to baud rate 115200
        🐚 Iscript.ld
        Xilinx.spec
    > 🌠 ide
      ssd_ctrl.prj
    ssd_ctrl_system.sprj
                                                                                      Configurable only in HW design
                                                                         ps7 uart 115200 (configured by bootrom/bsp)
                                                                18
                                                                19
                                                                20 #include <stdio.h>
                                                                21 #include "platform.h"
                                                                22 #include "xil printf.h"
                                                                23
                                                                24
                                                                25@ int main()
                                                                26 {
                                                                27

☐ Assistant 
☐

                                                                        init platform();
                                                                28
  design_1_wrapper [Platform]
                                                                29
                                                                        print("Hello World\n\r");

→ 

System [System]

System [System]

System]


                                                                30
                                                                        print("Successfully ran Hello World application");

✓ Ssd_ctrl [Application]

                                                                        cleanup platform();
      Debug
                                                                32
                                                                        return 0:
      Release
                                                                33 }
                                                                34
    Debug
    Release
```




- Do a simple test using the hello world program
- Right click "ssd_ctrl_system" and select "Build Project"







- Open "Tera Term" and select "Serial"
- Choose the right port
 - You could turn off and on the Zedboard to find out which COM is from the UART





- Click "Setup -> Serial port"
- Choose "115200" at the speed and click "New settling"







- Back to Vitis, right click "ssd_ctrl_system" and select "Run As -> Launch Hardware"
- Then you should see the "Hello World" message on Tera Term if everything is right





Example

Lab07 Outline



PART 1: IP Block Design

- ① IP Block Creation
- AMD Tivado
- ② IP Integration
- 3 HDL Wrapper
- Generate Bitstream






- **S ARM Programming**
- **©** Launch on Hardware









- First, we are going to learn how to interface with the PmodSSD, LED, and Button
- We need to include three libraries

```
#include "xparameters.h"#include "ssd_ctrl.h" //created by the ssd_ctrl IP#include "xil_io.h"
```

- The most important one is the ssd_ctrl.h
 - Contain the slv_reg0-3 offset
 - Defined read and write function for slv_reg0-3
 - You could click the header file on Outline (Right sidebar) to see the content



- #define SSD CTRL mWriteReg(BaseAddress, RegOffset, Data)
- #define SSD_CTRL_mReadReg(BaseAddress, RegOffset)
- The RegOffset select which slv_reg to read / write
 - According to the AXI IP Block Customization Section
 - #define SSD_CTRL_S00_AXI_SLV_REG0_OFFSET 0
 - Digit For PmodSSD
 - #define SSD_CTRL_S00_AXI_SLV_REG1_OFFSET 4
 - LED
 - #define SSD_CTRL_S00_AXI_SLV_REG2_OFFSET 8
 - Button
 - #define SSD CTRL S00 AXI SLV REG3 OFFSET 12
 - Not Used



- #define SSD CTRL mWriteReg(BaseAddress, RegOffset, Data)
- #define SSD_CTRL_mReadReg(BaseAddress, RegOffset)
- The BaseAddress could be found in xparameters.h
 - #define XPAR_SSD_CTRL_IP_0_S00_AXI_BASEADDR 0x43C00000

```
/* Definitions for driver SSD_CTRL */
413 #define XPAR_SSD_CTRL_NUM_INSTANCES 1
414
415 /* Definitions for peripheral SSD_CTRL_0 */
416 #define XPAR_SSD_CTRL_0_DEVICE_ID 0
417 #define XPAR_SSD_CTRL_0_S00_AXI_BASEADDR 0x43C00000
418 #define XPAR_SSD_CTRL_0_S00_AXI_HIGHADDR 0x43C0FFFF
419
```



- Example
 - State 0: The digit stop
 - State 1: The digit keep increasing
 - We want to keep reading the button
 - If the button change from 0 to 1
 - State 0 -> State 1
 - State 1 -> State 0



```
int main()
   init platform();
    print("Hello World\n\r");
    print("Successfully ran Hello World application\n\r");
    u32 btn prev = 0, state = 0, digit = 0;
    while(1){
        u32 btn = SSD CTRL mReadReg(XPAR SSD CTRL 0 S00 AXI BASEADDR,
        SSD CTRL S00 AXI SLV REG2 OFFSET);
        if(btn != btn prev && btn == 1)
            state = 1 - state;
        if(state == 1) {
            if(digit == 0xFF)
                digit = 0;
            else
                digit++;
        SSD_CTRL_mWriteReg(XPAR_SSD_CTRL_0_S00_AXI_BASEADDR,
        SSD CTRL S00 AXI SLV REG0 OFFSET, digit);
        btn prev = btn;
        for(volatile int i=0; i < 10000000; i++){}</pre>
    cleanup platform();
    return 0;
```



```
int main()
    init platform();
    print("Hello World\n\r");
    print("Successfully ran Hello World application\n\r");
    u32 btn prev = 0, state = 0, digit = 0;
   while(1){
                                                                           Base Address
        u32 btn = SSD_CTRL_mReadReg(XPAR_SSD_CTRL 0 S00 AXI BASEADDR,
        SSD CTRL S00 AXI SLV REG2 OFFSET);
                                              Register 2 -> Btn
        if(btn != btn prev && btn == 1)
            state = 1 - state;
                                   Checking Btn event from 0 to 1
        if(state == 1) {
            if(digit == 0xFF)
                digit = 0;
            else
                digit++;
        SSD CTRL mWriteReg(XPAR SSD CTRL 0 S00 AXI BASEADDR,
                                                                   Register 0 -> PmodSSD
        SSD CTRL S00 AXI SLV REGO OFFSET, digit);
        btn prev = btn;
                                                      Wait for certain cycles
        for(volatile int i=0; i < 10000000; i++){}</pre>
    cleanup platform();
    return 0;
```



Task



- Task for lab07 Random Number Generator
 - Press BTNC to switch state
 - For state 0 (Initial state), the digit stop
 - Initial value is 0
 - For state 1, keep generate random number in hex from 0 - FF
 - For LED0-7
 - If the current state is state 0
 - Only LED {0,1,2,3} are on
 - Else if the current state is state 1
 - Only LED {4,5,6,7} are on



• How to generate random number?

You need to include these two libraries

```
- #include <xtime_1.h>
- #include <stdlib.h>
```

 First, you need to set up a seed for random number (Before the while loop)

```
- XTime T;
- XTime_GetTime(&T);
- srand(T);
```

Then you could generate a random number

```
- u32 random = rand()
```



- The slv_reg1 is LED
- You could write hex value to LED
- Such as 0xFF -> 1111 1111b
- You just need to figure out the hex value of
 - State 0: 1111 0000b
 - State 1: 0000 1111b

Lab07: Submission



Demo Video Requirement:

- In the demo video, you should clearly display
 - Generate 10 random hex numbers
 - Stay at each random number for 1-2 seconds

Submission Rule:


- Submit your (1) source code (.c), (2) a screen shot of your block design, and (3) a short demo video to blackboard
- Deadline: 12:30 on 19 March 2025 (Late submission is NOT acceptable)



Modifying the IP Block (Just in Case)




- If you need to modify the ssd_ctrl ip block, here is the guide for you
- Right-click the IP block and Select "Edit in IP Packager" and Click "OK"






- Do the modification
- Again Click "Merge changes" in both "File Groups" and "Customization Parameters"






- Select "Review and Package"
- Click "Re-Package IP"







- Click "Reflesh IP Catalog"
- Click "Update Selected"
- Then "Generate Bitstream":






- Then click "File -> Export"
- Click "Export Hardware"
 - Include the bitstream







- At vitis, right-click the "design_1_wrapper"
- And click "Update Hardware Specification"
- Then you could rebuild and run





香港中文大學

The Chinese University of Hong Kong

Thank You!

