



香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems


Lab07: Integration of ARM and FPGA



Exercise




- In this lab, you need to follow the step-by-step instructions build a **Random Number Generator in software**:
 - **ARM processor (i.e., Processing System)** is responsible for generating the random number as VHDL is not capable of.
 - **FPGA (i.e., Programmable Logic)** is interfacing with the per
- You need to connect the PmodSSD to the ZedBoard via the Pmod connectors as follows:




Hardware Setup



- In this lab, you need to connect two micro-b USB wires to the Zedboard.
 - Connect the **JTAG port on the top**. This port is used to program the hardware bitstream.
 - Connect the **UART port under the power switch**. This port is used to program the software binary to the board and communicate with the software program.



AXI IP Block Design Diagram




- **PART 1: IP Block Design**

- ① IP Block Creation
- ② IP Integration
- ③ HDL Wrapper
- ④ Generate Bitstream




- **PART 2: ARM Programming**

- ⑤ ARM Programming
- ⑥ Launch on Hardware




&



- **PART 1: IP Block Design**


- ① IP Block Creation
- ② IP Integration
- ③ HDL Wrapper
- ④ Generate Bitstream



&

- **PART 2: ARM Programming**


- ⑤ ARM Programming
- ⑥ Launch on Hardware



IP Block Creation



- **Create a new Project called “Lab07”**
- **Click “Tools -> Create and Package New IP”**
- **Select “Create a new AXI4 peripheral”**



IP Block Creation



- Name it “**ssd_ctrl**”
- Create a folder called “**ip_repo**” and store it
 - **Remember the IP location!!**

Create and Package New IP

Peripheral Details

Specify name, version and description for the new peripheral

Name:

Version:

Display name:

Description:

IP location:

☐ Overwrite existing

? < Back Next > Finish Cancel

IP Block Creation




- Although we only require 3 registers, the minimum number is 4, so make it 4
- Finally, select “**Edit IP**” and click “**Finish**”

IP Block Creation



- You will see the Design Sources have created two files
 - `ssd_ctrl_v1_0.vhd`
 - `ssd_ctrl_v1_0_S00_AXI.vhd`
 - We are going to work on the AXI file first



IP Block Creation



- First, edit the `ssd_ctrl_v1_0_S00_AXI.vhd`
- The `slv_reg0-3` is already defined

```
111 signal slv_reg0 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
112 signal slv_reg1 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
113 signal slv_reg2 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
114 signal slv_reg3 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
...
```


- However, the ports are not. So, we need to **create the ports in the entity**

```
17 port (
18     -- Users to add ports here
19     s_slv_reg0  :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
20     s_slv_reg1  :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
21     s_slv_reg2  :in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
22     -- User ports ends
23     -- Do not modify the ports beyond this line
```

```
s_slv_reg0 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
s_slv_reg1 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
s_slv_reg2 :in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
```

You can copy this

IP Block Creation



- Connect the ports to registers after *Add user logic*

```
389      -- Add user logic here
390      s_slv_reg0 <= slv_reg0;
391      s_slv_reg1 <= slv_reg1;
392      slv_reg2 <= s_slv_reg2;
393      -- User logic ends
```

```
s_slv_reg0 <= slv_reg0;
s_slv_reg1 <= slv_reg1;
slv_reg2 <= s_slv_reg2;
```

You can copy this

- For any ports then are receiving inputs from the outside, we don't need to reset (**btn -> slv_reg2**)
- **Comment the following codes**

```
216 begin
217     if rising_edge(S_AXI_ACLK) then
218         if S_AXI_ARESETN = '0' then
219             slv_reg0 <= (others => '0');
220             slv_reg1 <= (others => '0');
221             -- slv_reg2 <= (others => '0');
222             slv_reg3 <= (others => '0');
223         else
224             loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
225             if (slv_reg_wren = '1') then
226                 case loc_addr is
227                     when b"00" =>
228                         for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
229                             if ( S_AXI_WSTRB(byte_index) = '1' ) then
230                                 -- Respective byte enables are asserted as per write strobes
231                                 -- slave register 0
232                                 slv_reg0(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
233                             end if;
234                         end loop;
235                     when b"01" =>
236                         for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
237                             if ( S_AXI_WSTRB(byte_index) = '1' ) then
238                                 -- Respective byte enables are asserted as per write strobes
239                                 -- slave register 1
240                                 slv_reg1(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
241                             end if;
242                         end loop;
243                     -- when b"10" =>
244                     --     for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
245                     --         if ( S_AXI_WSTRB(byte_index) = '1' ) then
246                     --             -- Respective byte enables are asserted as per write strobes
247                     --             -- slave register 2
248                     --             slv_reg2(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
249                     --         end if;
250                     --     end loop;
251                     when b"11" =>
```

1. **Select the lines of code you want to comment**
2. **Right-click -> Select "Toggle Line Comments"**

IP Block Creation



- Go back to **ssd_ctrl_v1_0.vhd**
- Add the ports created in axi.vhd to the component

```
55 | -- component declaration
56 | component ssd_ctrl_v1_0_S00_AXI is
57 |     generic (
58 |         C_S_AXI_DATA_WIDTH : integer := 32;
59 |         C_S_AXI_ADDR_WIDTH  : integer := 4
60 |     );
61 |     port (
62 |         s_slv_reg0 : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
63 |         s_slv_reg1 : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
64 |         s_slv_reg2 : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
65 |
66 |         S_AXI_ACLK : in std_logic;
```

```
s_slv_reg0 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
s_slv_reg1 :out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
s_slv_reg2 :in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
```

You can copy this

- **Then, component the port map as well**
 - **Don't forget to create the signals called s_slv_reg0-3**

```
88 | -- Instantiation of Axi Bus Interface S00_AXI
89 | ssd_display_v1_0_S00_AXI_inst : ssd_display_v1_0_S00_AXI
90 |     generic map (
91 |         C_S_AXI_DATA_WIDTH  => C_S00_AXI_DATA_WIDTH,
92 |         C_S_AXI_ADDR_WIDTH  => C_S00_AXI_ADDR_WIDTH
93 |     )
94 |     port map (
95 |         s_slv_reg0 => s_slv_reg0,
96 |         s_slv_reg1 => s_slv_reg1,
97 |         s_slv_reg2 => s_slv_reg2,
98 |
99 |         S_AXI_ACLK => s00_axi_aclk,
100 |         S_AXI_ARESETN => s00_axi_aresetn,
101 |         S_AXI_AWADDR => s00_axi_awaddr,
```

```
s_slv_reg0 => s_slv_reg0,
s_slv_reg1 => s_slv_reg1,
s_slv_reg2 => s_slv_reg2,
```


You can copy this

```
89 |
90 | signal s_slv_reg0 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
91 | signal s_slv_reg1 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
92 | signal s_slv_reg2 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
93 |
```

```
signal s_slv_reg0 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
signal s_slv_reg1 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
signal s_slv_reg2 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
```

You can copy this

IP Block Creation



- ## Create the ports in the entity

```
17     port (  
18         -- Users to add ports here  
19         clk : in std_logic;  
20         sel : buffer std_logic := '0';  
21         ssd : out std_logic_vector (6 downto 0);  
22         led : out std_logic_vector(7 downto 0);  
23         btnc : in std_logic;  
24     -- User ports ends
```


```
clk : in std_logic;  
sel : buffer std_logic := '0';  
ssd : out std_logic_vector (6 downto 0);  
led : out std_logic_vector (7 downto 0);  
btnC : in std_logic;
```

You can copy this

Customize the AXI IP Block



- We first **import the ssd_display.vhd file** (Download from Blackboard), then **create a component for it in ssd_ctrl_v1_0.vhd**



```
85 : S_AXI_RVALID    : out std_logic;
86 : S_AXI_RREADY    : in std_logic
87 : );
88 : end component ssd_display_v1_0_S00_AXI;
89 :
90 : component ssd_display is
91 :   Port (
92 :     clk          :in std_logic;
93 :     data_in       :in std_logic_vector (7 downto 0);
94 :     sel           :buffer std_logic := '0';
95 :     ssd           :out std_logic_vector (6 downto 0)
96 :   );
97 : end component;
98 :
99 : signal s_slv_reg0 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
100 : signal s_slv_reg1 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
101 : signal s_slv_reg2 : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
102 :
103 : begin
```

```
component ssd_display is
  Port (
    clk          :in std_logic;
    data_in       :in std_logic_vector (7 downto 0);
    sel           :buffer std_logic := '0';
    ssd           :out std_logic_vector (6 downto 0)
  );
end component;
```

You can copy this

Customize the AXI IP Block




- Then also **port map** it
 - (data_in only have 8-bit)

```
135         S_AXI_RVALID    => s00_axi_rvalid,
136         S_AXI_RREADY    => s00_axi_rready
137     );
138
139     -- Add user logic here
140     ssd_display_inst: ssd_display
141     port map(
142         clk => clk,
143         data_in => s_slv_reg0(7 downto 0),
144         sel => sel,
145         ssd => ssd
146     );
147     -- User logic ends
148
149 end arch_imp;
```

```
ssd_display_inst: ssd_display
  port map(
    clk => clk,
    data_in => s_slv_reg0(7 downto 0),
    sel => sel,
    ssd => ssd
  );
```

You can copy this

IP Block Creation



- Finally, **connect the led and btn to the s_slv_reg1-2 in the same file**
 - For s_slv_reg2, we concatenate thirty-one '0' and btnc to make it 32-bit

```
149      led <= s_slv_reg1(7 downto 0);  
150      s_slv_reg2 <= (C_S00_AXI_DATA_WIDTH-1 downto 1 => '0') & btnc;
```

```
led <= s_slv_reg1(7 downto 0);  
s_slv_reg2 <= (C_S00_AXI_DATA_WIDTH-1 downto 1 => '0') & btnc;
```

You can copy this

IP Block Creation



- Click **“Package IP”** and **“File Groups”**
 - Select **“Merge changes from File Groups Wizard”**

The screenshot shows the IP Block Creation wizard in Vivado. The 'Package IP - ssd_ctrl_ip' tab is selected. In the 'Packaging Steps' sidebar, 'File Groups' is highlighted. In the 'File Groups' main area, the 'Merge changes from File Groups Wizard' button is highlighted. Below it is a table of file groups.

Name	Library Name	Type	Is Include	File Group Name	Model Name
Standard			<input type="checkbox"/>		
Advanced			<input type="checkbox"/>		
> VHDL Synthesis (2)			<input type="checkbox"/>		ssd_ctrl_ip_v1_0
> VHDL Simulation (2)			<input type="checkbox"/>		ssd_ctrl_ip_v1_0
> Software Driver (6)			<input type="checkbox"/>		
> UI Layout (1)			<input type="checkbox"/>		
> Block Diagram (1)			<input type="checkbox"/>		

IP Block Creation



- Similarly, Click “**Customization Parameters**”
 - Select “**Merge changes from Customization Parameters Wizard**”

The screenshot shows the IP Block Creation tool interface. The top tabs include 'Project Summary', 'Package IP - ssd_ctrl_ip', 'ssd_ctrl_ip_v1_0.vhd', 'ssd_ctrl_ip_v1_0_S00_AXI.vhd', and 'ssd_ctrl.vhd'. On the left, the 'Packaging Steps' list includes 'Identification', 'Compatibility', 'File Groups', 'Customization Parameters' (highlighted with a red box), 'Ports and Interfaces', 'Addressing and Memory', 'Customization GUI', and 'Review and Package'. The main area is titled 'Customization Parameters' and features a yellow banner with the text 'Merge changes from Customization Parameters Wizard' (highlighted with a red box). Below the banner are search and filter icons. A table lists the customization parameters:

Name	Description	Display Name	Value
Customization Parameters			
C_S00_AXI_DATA_WIDTH	Width of S_AXI data bus	C S00 AXI DATA WIDTH	32
C_S00_AXI_ADDR_WIDTH	Width of S_AXI address bus	C S00 AXI ADDR WIDTH	4
C_S00_AXI_BASEADDR		C S00 AXI BASEADDR	0xFFFFFFFF
C_S00_AXI_HIGHADDR		C S00 AXI HIGHADDR	0x00000000

IP Block Creation



- Finally, click “**Review and Package**”
- And click “**Re-Package IP**”

The screenshot displays the 'Review and Package' step in the IP Block Creation tool. The interface includes a top tab bar with 'Project Summary', 'Package IP - ssd_ctrl_ip', and several VHD files. On the left, a 'Packaging Steps' sidebar lists steps from 'Identification' to 'Review and Package', with the latter highlighted by a red box. The main area shows a 'Review and Package' section with a yellow warning banner stating 'IP has been modified. 3 warnings 2 info messages'. Below this is a 'Summary' section with details: Display name: ssd_ctrl_ip_v1.0, Description: My new AXI IP, and Root directory: c:/Users/s1155095176/Downloads/CENG3430_2023_2024/ip_repo/ssd_ctrl_ip_1_0. The 'After Packaging' section notes that no archive will be generated and the project will be removed after completion, with a link to 'Edit packaging settings'. At the bottom right, a 'Re-Package IP' button is highlighted with a red box.

Project Summary x Package IP - ssd_ctrl_ip x ssd_ctrl_ip_v1_0.vhd x ssd_ctrl_ip_v1_0_S00_AXI.vhd x ssd_ctrl.vhd x ? □

Packaging Steps

- ✓ Identification
- ✓ Compatibility
- ✓ File Groups
- ✓ Customization Parameters
- ! Ports and Interfaces
- ✓ Addressing and Memory
- ✓ Customization GUI
- Review and Package**

Review and Package

✎ IP has been modified. 3 warnings 2 info messages

Summary

Display name: ssd_ctrl_ip_v1.0
Description: My new AXI IP
Root directory: c:/Users/s1155095176/Downloads/CENG3430_2023_2024/ip_repo/ssd_ctrl_ip_1_0


After Packaging

An archive will not be generated. Use the settings link below to change your preference
Project will be removed after completion
[Edit packaging settings](#)

Re-Package IP

- **PART 1: IP Block Design**


- ① IP Block Creation
- ② IP Integration
- ③ HDL Wrapper
- ④ Generate Bitstream



&

- **PART 2: ARM Programming**



- ⑤ ARM Programming
- ⑥ Launch on Hardware



IP Integration




- Click “**Create Block Design**”
- Then, Click “**OK**”



IP Integration




- Click “Add IP”
- Search “ssd_display” and select “**ssd_display_v1.0**”
- Also, search “zynq” and select “**ZYNQ7 Processing System**”



IP Integration




- Click **“Run Block Automation”** and click **“OK”**



IP Integration




- Click **“Run Connection Automation”**, Select **“S_AXI”** on the left, and click **“OK”**



IP Integration




- Drag the clk from **ssd_ctrl** IP to **FCLK_CLK0** from **ZYNQ** IP



IP Integration




- Select **btnc**, **sel**, **ssd**, and **led**
- **Right-click** and select “**Make External**”



IP Integration




- Click **“Regenerate Layout”**
- The block diagram should look like this



IP Integration




- Click “Validate Design”
- The result should have no errors



- **PART 1: IP Block Design**


- ① IP Block Creation
- ② IP Integration
- ③ HDL Wrapper
- ④ Generate Bitstream



&

- **PART 2: ARM Programming**


- ⑤ ARM Programming
- ⑥ Launch on Hardware



HDL Wrapper & Generate Bitstream



- Right click the “design_1” in Design Source
- Select “Create HDL Wrapper”
- Let the Vivado create it **automatically**



HDL Wrapper & Generate Bitstream



- We have provided the lab07.xdc (Download from blackboard)
- **Import the lab07.xdc**

The screenshot displays the Xilinx IDE interface. On the left, the 'Sources' window shows a project hierarchy with 'Design Sources (1)' containing 'design_1_wrapper', 'Constraints (1)' containing 'lab07.xdc', and 'Simulation Sources (1)' containing 'sim_1'. Below this, the 'Source File Properties' window for 'lab07.xdc' is open, showing it is 'Enabled', located at 'C:/Users/s1155095176/Downloads/CENG3430_20...', of type 'XDC', and 1.1 KB in size. On the right, the 'lab07.xdc' file is open in the 'Address Editor' window, showing a list of 23 'set_property' commands for configuring package pins and IOSTANDARD settings.

```
1 : set_property PACKAGE_PIN Y11 [get_ports {ssd_0[6]}];
2 : set_property PACKAGE_PIN AA11 [get_ports {ssd_0[5]}];
3 : set_property PACKAGE_PIN Y10 [get_ports {ssd_0[4]}];
4 : set_property PACKAGE_PIN AA9 [get_ports {ssd_0[3]}];
5 : set_property PACKAGE_PIN W12 [get_ports {ssd_0[2]}];
6 : set_property PACKAGE_PIN W11 [get_ports {ssd_0[1]}];
7 : set_property PACKAGE_PIN V10 [get_ports {ssd_0[0]}];
8 : set_property IOSTANDARD LVCMOS33 [get_ports ssd_0];
9 : set_property PACKAGE_PIN W8 [get_ports {sel_0}];
10 : set_property IOSTANDARD LVCMOS33 [get_ports sel_0];
11
12 : set_property PACKAGE_PIN T22 [get_ports {led_0[0]}];
13 : set_property PACKAGE_PIN T21 [get_ports {led_0[1]}];
14 : set_property PACKAGE_PIN U22 [get_ports {led_0[2]}];
15 : set_property PACKAGE_PIN U21 [get_ports {led_0[3]}];
16 : set_property PACKAGE_PIN V22 [get_ports {led_0[4]}];
17 : set_property PACKAGE_PIN W22 [get_ports {led_0[5]}];
18 : set_property PACKAGE_PIN U19 [get_ports {led_0[6]}];
19 : set_property PACKAGE_PIN U14 [get_ports {led_0[7]}];
20 : set_property IOSTANDARD LVCMOS33 [get_ports led_0];
21
22 : set_property PACKAGE_PIN P16 [get_ports {btnc_0}];
23 : set_property IOSTANDARD LVCMOS25 [get_ports led_0];
```

HDL Wrapper & Generate Bitstream



- As vivado 2023 has a bug, we need to modify a file by ourselves
- At **ip_repo\ssd_ctrl_1_0\drivers\ssd_ctrl_v1_0\src**
 - ip_repo is created at [here](#)
- **Modify the Makefile**

Modifying

```
1 INCLUDEFILES=*.h
2 LIBSOURCES=*.c
3 OUTS = *.o
```

to

```
1 INCLUDEFILES=$(wildcard *.h)
2 LIBSOURCES=$(wildcard *.c)
3 OUTS=$(wildcard *.o)
```

```
INCLUDEFILES=$(wildcard *.h)
LIBSOURCES=$(wildcard *.c)
OUTS = $(wildcard *.o)
```

You can copy this

HDL Wrapper & Generate Bitstream



- Back to Vivado, Click “Refresh IP Catalog”
- Click “Update Selected”

The screenshot shows the Vivado IDE interface. At the top, a yellow banner indicates "IP Catalog is out-of-date. Refresh IP Catalog". A red box highlights the "Refresh IP Catalog" button. Below this, the "Sources" pane shows the project hierarchy. The "Diagram" pane displays a block design with components like "processing_system7_0", "ps7_0_axi_periph", and "ssd_ctrl_ip_0". The "Block Properties" pane shows details for "ssd_ctrl_ip_0". At the bottom, the "IP Status" table lists the current and recommended versions of the IPs. A red box highlights the "Upgrade Selected" button.

Source File	IP Status	Recommendation	Change Log	IP Name	Current Version	Recommended Version	License	Current Part
design_1 (4)								
/ssd_ctrl_ip_0	IP revision change. IP definition 'ssd_ctrl_ip_v1.0 (1.0)' changed on disk	Upgrade IP		ssd_ctrl_ip_v1.0	1.0 (Rev. 2)	1.0 (Rev. 3)	Included	xc7z020clg484-1
/rst_ps7_0_100M	Up-to-date	No changes required	More info	Processor System Reset	5.0 (Rev. 14)	5.0 (Rev. 14)	Included	xc7z020clg484-1
/ps7_0_axi_periph	Up-to-date	No changes required	More info	AXI Interconnect	2.1 (Rev. 30)	2.1 (Rev. 30)	Included	xc7z020clg484-1
/processing_system7_0	Up-to-date	No changes required	More info	ZYNQ7 Processing System	5.5 (Rev. 6)	5.5 (Rev. 6)	Included	xc7z020clg484-1





- **Run “Generate Bitstream”**
- If you encounter any errors, please see [Modifying the IP Block \(Just in Case\)](#)
 - Except for the last step

HDL Wrapper & Generate Bitstream




- Then click “File -> Export”
- Click “Export Hardware”
 - Include the bitstream



- **PART 1: IP Block Design**


- ① IP Block Creation
- ② IP Integration
- ③ HDL Wrapper
- ④ Generate Bitstream



&

- **PART 2: ARM Programming**

- ⑤ ARM Programming (Set up Environment)
- ⑥ Launch on Hardware




Set Up Environment



- Then open the “**Vitis Classic 2023.2**”





- **Create a “vitis_workspace” folder and Launch**



Set Up Environment




- Click **“Create Application Project”**
- Click **“Create a new platform from hardware (XSA)”**, click **“Browse”**
- Select the **“design1_wrapper.xsa”** in the lab07 project folder



Set Up Environment



- Set the project name “**ssd_ctrl**”
- Finally select “**Hello World**” templates and click “**Finish**”



Set Up Environment



- Open the “helloworld.c” in Explorer
“ssd_ctrl_system -> ssd_ctrl -> src”

The screenshot shows the IDE interface with three main panes:


- Explorer:** Displays the project hierarchy. The path `ssd_ctrl_system > ssd_ctrl > src > helloworld.c` is highlighted with a red box.
- Assistant:** Shows the build configuration for the selected file, indicating the target platform as `design_1_wrapper [Platform]` and the build mode as `Release`.
- Code Editor:** Displays the contents of `helloworld.c`. The code includes a copyright notice, a table of UART configurations, and a `main` function that prints "Hello World".

```
1  /*****  
2  * Copyright (C) 2023 Advanced Micro Devices, Inc. All Rights Reserved.  
3  * SPDX-License-Identifier: MIT  
4  *****/  
5  /*  
6  * helloworld.c: simple test application  
7  *  
8  * This application configures UART 16550 to baud rate 9600.  
9  * PS7 UART (Zynq) is not initialized by this application, since  
10 * bootrom/bsp configures it to baud rate 115200  
11 *  
12 * -----  
13 * | UART TYPE   BAUD RATE |  
14 * -----  
15 *   uartns550   9600  
16 *   uartlite    Configurable only in HW design  
17 *   ps7_uart    115200 (configured by bootrom/bsp)  
18 */  
19  
20 #include <stdio.h>  
21 #include "platform.h"  
22 #include "xil_printf.h"  
23  
24  
25 int main()  
26 {  
27     init_platform();  
28  
29     print("Hello World\n\r");  
30     print("Successfully ran Hello World application");  
31     cleanup_platform();  
32     return 0;  
33 }  
34
```

Set Up Environment




- Do a simple test using the hello world program
- Right click “ssd_ctrl_system” and **select “Build Project”**



Set Up Environment





- Open “**Tera Term**” and select “**Serial**”
- **Choose the right port**
 - You could turn off and on the Zedboard to find out which COM is from the UART



Set Up Environment





- Click **“Setup -> Serial port”**
- Choose **“115200”** at the speed and click **“New setting”**



Set Up Environment




- Back to Vitis, right click “ssd_ctrl_system” and select “**Run As -> Launch Hardware**”
- Then you should see the “Hello World” message on Tera Term if everything is right



Example

- PART 1: IP Block Design**


- ① IP Block Creation
- ② IP Integration
- ③ HDL Wrapper
- ④ Generate Bitstream



&

- PART 2: ARM Programming**

- ⑤ ARM Programming
- ⑥ Launch on Hardware





- First, we are going to learn how to interface with the PmodSSD, LED, and Button
- We need to include three libraries
 - `#include "xparameters.h"`
 - `#include "ssd_ctrl.h" //created by the ssd_ctrl IP`
 - `#include "xil_io.h"`
- The most important one is the `ssd_ctrl.h`
 - Contain the `slv_reg0-3` offset
 - Defined read and write function for `slv_reg0-3`
 - **You could click the header file on Outline (Right sidebar) to see the content**

- `#define SSD_CTRL_mWriteReg(BaseAddress, RegOffset, Data)`
- `#define SSD_CTRL_mReadReg(BaseAddress, RegOffset)`
- The **RegOffset** select which slv_reg to read / write
 - According to the AXI IP Block Customization Section
 - `#define SSD_CTRL_S00_AXI_SLV_REG0_OFFSET 0`
 - Digit For PmodSSD
 - `#define SSD_CTRL_S00_AXI_SLV_REG1_OFFSET 4`
 - LED
 - `#define SSD_CTRL_S00_AXI_SLV_REG2_OFFSET 8`
 - Button
 - `#define SSD_CTRL_S00_AXI_SLV_REG3_OFFSET 12`
 - Not Used

- `#define SSD_CTRL_mWriteReg(BaseAddress, RegOffset, Data)`
- `#define SSD_CTRL_mReadReg(BaseAddress, RegOffset)`
- The **BaseAddress** could be found in `xparameters.h`
 - `#define XPAR_SSD_CTRL_IP_0_S00_AXI_BASEADDR 0x43C00000`

```
---
412  /* Definitions for driver SSD_CTRL */
413  #define XPAR_SSD_CTRL_NUM_INSTANCES 1
414
415  /* Definitions for peripheral SSD_CTRL_0 */
416  #define XPAR_SSD_CTRL_0_DEVICE_ID 0
417  #define XPAR_SSD_CTRL_0_S00_AXI_BASEADDR 0x43C00000
418  #define XPAR_SSD_CTRL_0_S00_AXI_HIGHADDR 0x43C0FFFF
419
```


- **Example**
 - **State 0: The digit stop**
 - **State 1: The digit keep increasing**
 - **We want to keep reading the button**
 - **If the button change from 0 to 1**
 - **State 0 -> State 1**
 - **State 1 -> State 0**

ARM Programming



```
int main()
{
    init_platform();
    print("Hello World\n\r");
    print("Successfully ran Hello World application\n\r");

    u32 btn_prev = 0, state = 0, digit = 0;
    while(1){
        u32 btn = SSD_CTRL_mReadReg(XPAR_SSD_CTRL_0_S00_AXI_BASEADDR,
        SSD_CTRL_S00_AXI_SLV_REG2_OFFSET);
        if(btn != btn_prev && btn == 1)
            state = 1 - state;
        if(state == 1){
            if(digit == 0xFF)
                digit = 0;
            else
                digit++;
        }
        SSD_CTRL_mWriteReg(XPAR_SSD_CTRL_0_S00_AXI_BASEADDR,
        SSD_CTRL_S00_AXI_SLV_REG0_OFFSET, digit);

        btn_prev = btn;
        for(volatile int i=0; i < 10000000; i++){

        cleanup_platform();
        return 0;
    }
```

ARM Programming



```
int main()
{
    init_platform();
    print("Hello World\n\r");
    print("Successfully ran Hello World application\n\r");

    u32 btn_prev = 0, state = 0, digit = 0;
    while(1){
        u32 btn = SSD_CTRL_mReadReg(XPAR_SSD_CTRL_0_S00_AXI_BASEADDR,
        SSD_CTRL_S00_AXI_SLV_REG2_OFFSET);
        if(btn != btn_prev && btn == 1)
            state = 1 - state;
        if(state == 1){
            if(digit == 0xFF)
                digit = 0;
            else
                digit++;
        }
        SSD_CTRL_mWriteReg(XPAR_SSD_CTRL_0_S00_AXI_BASEADDR,
        SSD_CTRL_S00_AXI_SLV_REG0_OFFSET, digit);

        btn_prev = btn;
        for(volatile int i=0; i < 10000000; i++){

    cleanup_platform();
    return 0;
}
```

Base Address

Register 2 -> Btn

Checking Btn event from 0 to 1

Register 0 -> PmodSSD

Wait for certain cycles

Task

- Task for lab07 – Random Number Generator
 - Press BTNC to switch state
 - For state 0 (Initial state), the digit stop
 - Initial value is 0
 - For state 1, keep **generate random number in hex from 0 - FF**
 - **For LED0-7**
 - If the current state is **state 0**
 - **Only LED {0,1,2,3} are on**
 - Else if the current state is **state 1**
 - **Only LED {4,5,6,7} are on**

- How to generate random number?
- You need to **include these two libraries**
 - `#include <xtime_1.h>`
 - `#include <stdlib.h>`
- First, you need to **set up a seed** for random number (Before the while loop)
 - `XTime T;`
 - `XTime_GetTime (&T) ;`
 - `srand(T) ;`
- Then you could **generate a random number**
 - `u32 random = rand()`



- The `slv_reg1` is LED
- You could write hex value to LED
- Such as `0xFF` -> `1111 1111b`
- You just need to figure out the hex value of
 - State 0: `1111 0000b`
 - State 1: `0000 1111b`

Lab07: Submission




- **Demo Video Requirement:**
 - In the demo video, you should clearly display
 - Generate 10 random hex numbers
 - Stay at each random number for 1-2 seconds
- **Submission Rule:**
 - Submit your (1) **source code (.c)**, (2) a **screen shot of your block design**, and (3) a short **demo video** to blackboard
 - Deadline: **12:30 on 19 March 2025** (Late submission is **NOT** acceptable)

Modifying the IP Block (Just in Case)

Modifying the IP Block



- If you need to modify the `ssd_ctrl` ip block, here is the guide for you
- Right-click the IP block and **Select “Edit in IP Packager” and Click “OK”**



Modifying the IP Block



- Do the modification
- Again Click “Merge changes” in both “File Groups” and “Customization Parameters”

The screenshot shows the IP Packaging Wizard interface. The 'Packaging Steps' list on the left includes Identification, Compatibility, File Groups, Customization Parameters, Ports and Interfaces, Addressing and Memory, Customization GUI, and Review and Package. The 'File Groups' step is currently selected and highlighted with a red box. The 'Customization Parameters' step is also highlighted with a red box. The 'File Groups' table on the right shows a list of file groups with columns for Name, Library Name, Type, Is Include, File Group Name, and Model Name. A yellow banner at the top of the table area contains the text 'Merge changes from File Groups Wizard' with an information icon.

Name	Library Name	Type	Is Include	File Group Name	Model Name
Standard			<input type="checkbox"/>		
Advanced			<input type="checkbox"/>		
VHDL Synthesis (3)			<input type="checkbox"/>		ssd_ctrl_ip_v1_0
VHDL Simulation (3)			<input type="checkbox"/>		ssd_ctrl_ip_v1_0
Software Driver (6)			<input type="checkbox"/>		
UI Layout (1)			<input type="checkbox"/>		
Block Diagram (1)			<input type="checkbox"/>		

Modifying the IP Block



- **Select “Review and Package”**
- **Click “Re-Package IP”**

The screenshot displays the IP packaging tool interface. The top tab bar shows four tabs: 'Project Summary', 'Package IP - ssd_ctrl_ip', 'ssd_ctrl_ip_v1_0.vhd', and 'ssd_ctrl.vhd'. The left sidebar, titled 'Packaging Steps', lists the following steps with their status: Identification (checked), Compatibility (checked), File Groups (checked), Customization Parameters (checked), Ports and Interfaces (warning icon), Addressing and Memory (checked), Customization GUI (checked), and 'Review and Package' (checked and highlighted with a red box). The main content area is titled 'Review and Package' and contains a yellow banner stating 'IP has been modified. 3 warnings 2 info messages'. Below this is a 'Summary' section with the following details: Display name: ssd_ctrl_ip_v1.0, Description: My new AXI IP, and Root directory: c:/Users/s1155095176/Downloads/CENG3430_2023_2024/ip_repo/ssd_ctrl_ip_. At the bottom of the main content area, there is an 'After Packaging' section with the text: 'An archive will not be generated. Use the settings link below to change your preference', 'Project will be removed after completion', and a link 'Edit packaging settings'. A 'Re-Package IP' button is located at the bottom right of the interface, highlighted with a red box.

Modifying the IP Block



- Click “Refresh IP Catalog”
- Click “Update Selected”
- Then “Generate Bitstream”:



The screenshot displays the Xilinx Vivado IDE interface. At the top left, a message states "IP Catalog is out-of-date. Refresh IP Catalog" with a red box around the "Refresh IP Catalog" button. The main workspace shows a block diagram of a ZYNQ Processing System. The bottom panel shows the "IP Status" table, which lists the status of various IP blocks. A red box highlights the "Upgrade Selected" button at the bottom of the table.

Source File	IP Status	Recommendation	Change Log	IP Name	Current Version	Recommended Version	License	Current Part
design_1 (4)								
/ssd_ctrl_ip_0	<input checked="" type="checkbox"/>	IP revision change: IP definition 'ssd_ctrl_ip_v1.0 (1.0)' changed on disk	Upgrade IP	ssd_ctrl_ip_v1.0	1.0 (Rev. 2)	1.0 (Rev. 3)	Included	xc7z020d484-1
/rst_ps7_0_100M	<input type="checkbox"/>	Up-to-date	No changes required	Processor System Reset	5.0 (Rev. 14)	5.0 (Rev. 14)	Included	xc7z020d484-1
/ps7_0_axi_periph	<input type="checkbox"/>	Up-to-date	No changes required	AXI Interconnect	2.1 (Rev. 30)	2.1 (Rev. 30)	Included	xc7z020d484-1
/processing_system7_0	<input type="checkbox"/>	Up-to-date	No changes required	ZYNQ7 Processing System	5.5 (Rev. 6)	5.5 (Rev. 6)	Included	xc7z020d484-1

Modifying the IP Block




- Then click “File -> Export”
- Click “Export Hardware”
 - Include the bitstream



Modifying the IP Block



- At vitis, right-click the “design_1_wrapper”
- And click “Update Hardware Specification”
- Then you could rebuild and run





香港中文大學
The Chinese University of Hong Kong

Thank You!

