

香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems

Lecture 01: Introduction to VHDL (Rev.)

Ming-Chang YANG



Outline



- Basic Structure of a VHDL Module
 - Library Declaration
 - 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept
 - 3) Architecture Body
 - Built-in Operators
 - Internal Signal
 - Design Methods
 - ① Data Flow Design (use "concurrent statement")
 - ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - Structural Design (use "port map")
 - Concurrent vs. Sequential Statements

Basic Structure of a VHDL Module



A VHDL file

1) Library Declaration


```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
```

2) Entity Declaration

Define the <u>signals</u> that can be seen outside externally (I/O pins)


3) Architecture Body

Define the <u>internal signals and</u> operations of the desired function




Example: 4-bit Comparator in VHDL (1/2)

Schematic Circuit of a 4-bit Comparator



- *Recall: Exclusive NOR (XNOR)
- When A=B, Output Y=0
- Otherwise, Output Y = 1



Truth Table

Α	В	Y	
0	0	1	
0	1	0	
1	0	0	
1	1	1	

VHDL for programmable logic, Skahill, Addison Wesley

Example: 4-bit Comparator in VHDL (2/2)

Code of 4-bit Comparator in VHDL:

```
eqcomp4.vhd
             1 -- the code starts here, "a comment"
Library
            2 library IEEE;
Declaration
             3 use IEEE.std logic 1164.all;
                entity egcomp4 is
Entity
             5 port (a, b: in std logic vector(3 downto 0);
Declaration
                    equals: out std logic);
                end eqcomp4;
                architecture arch eqcomp4 of eqcomp4 is
               begin
Architecture
                   equals \leftarrow '1' when (a = b) else '0';
             10
Body
             11 -- "comment line"
             12 end arch eqcomp4;
```

Outline



- Basic Structure of a VHDL Module
 - 1) Library Declaration
 - 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept
 - 3) Architecture Body
 - Built-in Operators
 - Internal Signal
 - Design Methods
 - ① Data Flow Design (use "concurrent statement")
 - ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - Structural Design (use "port map")
 - Concurrent vs. Sequential Statements

Entity Declaration



```
entity enclosed by the identifier eqcomp4 (entered by the user)
                  port defines the external signals (i.e., I/O pins)
                  -- the code starts here , "a comment"
Library
                  library IEEE;
Declaration
                  use IEEE.std logic 1164.all;
                  entity eqcomp4 is
              5 → port→(a, b: in std logic_vector(3 downto 0);
Entity
Declaration
                       → equals: out std logic);
                  end eqcomp4;
Architecture
Body
                         a, b, equals are the identifiers of external signals
                         std_logic, std_logic_vector are the logic types
                         of external signals
                         in, out are the modes of external signals
```

Identifiers



Identifiers: Used to name any object in VHDL

- Naming Rules:
 - 1) Made up of only alphabets, numbers, and underscores
 - 2) First character must be a letter
 - 3) Last character CANNOT be an underscore
 - 4) Two connected underscores are NOT allowed
 - 5) VHDL-reserved words are NOT allowed
 - 6) VHDL is **NOT** case sensitive
 - Txclk, Txclk, TXCLK, TxClk are all equivalent

VHDL Reserved Words



abs
access
after
alias
all
and
architecture
array
assert
attribute
begin

begin block body buffer bus

case component configuration constant

disconnect downto

else elsif end entity exit file for function

generate generic guarded

if impure in inertial inout is

label library linkage literal loop

map mod

nand new next nor not null of on open or others out

package port postponed procedure process pure

range record register reject rem report return rol ror select severity shared signal sla sll sra srl subtype

then

to

transport type unaffected units until use

variable

wait when while with

xnor xor

Class Exercise 1.1



- Determine whether the following identifiers are legal or not. If not, please give your reasons.
 - tx_clk
 - _tx_clk
 - Three_State_Enable
 - 8B10B
 - sel7D
 - HIT_1124
 - large#number
 - link__bar
 - select
 - rx_clk_

External Signals (I/O Pin)



 An external signal (or I/O pin) is a physical wire that can carry logic information.

```
-- the code starts here , "a comment"
Library
              2 library IEEE;
Declaration
                 use IEEE.std logic 1164.all;
                 entity eqcomp4 is
                 port→(a, b: in std_logic_vector(3 downto 0);
Entity
Declaration
                      → equals: out std logic);
                 end eqcomp4;
Architecture
Body
                        a, b, equals are the identifiers of external signals
                        std_logic, std_logic_vector are the logic types
                        of external signals
                        in, out are the modes of external signals
```

"Modes" of I/O Pins (1/2)



 Modes of I/O pin must be <u>explicitly specified</u> in port of entity declaration:


Example:

```
entity eqcomp4 is
  port (a, b: in std_logic_vector(3 downto 0);
        equals: out std_logic);
end eqcomp4;
```

- There are 4 available modes of I/O pins:
 - 1) in: Data flows in only
 - 2) out: Data flows out only (cannot be read back by the entity)
 - 3) inout: Data flows bi-directionally (i.e., in or out)
 - 4) buffer: Similar to out but it can be read back by the entity

"Modes" of I/O Pins (2/2)






"Types" of I/O Pins (1/2)



In VHDL, many logic types are eligible for signals:



"Types" of I/O Pins (2/2)



- The primary data types include:
 - bit: logic '1' or '0' only
 - bit_vector: a group of "bit", e.g., "0111"
 - std_logic: 9-valued standard logic (IEEE standard 1164)
 - E.g., equals: out std_logic;

'U'	Uninitialized	'_'	Don't care			
'X'	Forcing unknown	' W"	Weak unknown			
'0'	Forcing 0	'L'	Weak 0			
'1'	Forcing 1	'H'	Weak 1			
ʻZ'	High impedance (or floating state)					

- std_logic_vector: a group of "std_logic"
 - E.g., a, b: in std_logic_vector(3 downto 0);
 - Each of a (3), a (2), a (1), a (0) is a std_logic signal.

IEEE 1164: 9-valued Logic Standard



'U': Uninitialized

'X': Forcing Unknown

• '0': Forcing 0

• '1': Forcing 1

'Z': High Impedance (Float)
 '-': Don't care

'W': Weak Unknown

'⊥': Weak 0

'H': Weak 1

VHDL Resolution Table									
	U	X	0	1	Z	W	L	H	_
U	U	U	U	U	U	U	U	U	U
X	U	X	X	X	X	X	X	X	X
0	U	X	0	X	0	0	0	0	X
1	U	X	X	1	1	1	1	1	X
Z	U	X	0	1	Z	M	L	Н	X
W	U	X	0	1	M	M	M	M	X
L	U	X	0	1	L	M	L	M	X
H	U	X	0	1	Н	M	M	Н	X

Rule: When 2 signals meet, the forcing signal dominates.

Outline



- Basic Structure of a VHDL Module
 - 1) Library Declaration
 - 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept
 - 3) Architecture Body
 - Built-in Operators
 - Internal Signal
 - Design Methods
 - ① Data Flow Design (use "concurrent statement")
 - ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - Structural Design (use "port map")
 - Concurrent vs. Sequential Statements


Resolved Logic Concept



- Resolved Logic (Multi-value Signal): Multiple outputs can be connected together to drive a signal.
 - The resolution function is used to determine how multiple values from different sources (drivers) for a signal will be reduced to one value.
- Single-value Signal Assignment:

Multi-value Signal Assignment:


← We need to "resolve" it!



signal a, b, c: bit;

std_logic vs. std_ulogic (1/2)





- std_logic: a type of resolved logic, that means a signal can be driven by 2 inputs.
- std_ulogic ("u" means unresolved): a type of unresolved logic, that means a signal CANNOT be driven by 2 inputs.

std_logic vs. std_ulogic (2/2)



How to use it?

```
library IEEE;
use IEEE.std_logic_1164.all;
entity
```

architecture

Class Exercise 1.2



How many input/output pins are defined in eqcomp4?

```
Library

Declaration

1 -- the code starts here, "a comment"

2 library IEEE;

3 use IEEE.std_logic_1164.all;

4 entity eqcomp4 is

Entity

5 port (a, b: in std_logic_vector(3 downto 0);

Declaration

6 equals: out std_logic);

7 end eqcomp4;

Architecture

Body
```

Outline



- Basic Structure of a VHDL Module
 - 1) Library Declaration
 - 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept
 - 3) Architecture Body
 - Built-in Operators
 - Internal Signal
 - Design Methods
 - ① Data Flow Design (use "concurrent statement")
 - ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - Structural Design (use "port map")
 - Concurrent vs. Sequential Statements

Architecture Body



 Architecture Body: Defines the <u>internal</u> of the chip Example: the architecture body of the entity **eqcomp4**

```
architecture arch_eqcomp4 of eqcomp4 is
begin
    equals <= '1' when (a = b) else '0';
    -- "comment line"
end arch_eqcomp4;</pre>
```

- arch_eqcomp4: the architecture identifier (entered by the user)
- equals, a, b: <u>I/O pins</u> defined in the entity declaration
- begin ... end: define the internal operation
- equals <= '1' when (a = b) else '0';</pre>
 - This is a "concurrent statement" (not "sequential statement").
 - <= here means "signal assignment" (not "less than or equal").</p>
 - when-else is a "design construction".
 - = is the built-in "equal" operator.

Built-in Operators



- Logical Operators: and, or, nand, nor, xor, xnor, not have their usual meanings.
- Relation Operators (result is Boolean)

= equal

<= less than or equal

/= not equal

> greater than

< less than

>= greater than or equal

- Logical Shift and Rotate
 - s11 shift left logical, fill blank with 0
 - srl shift right logical, fill blank with 0
 - rol rotate left logical, circular operation
 - E.g., "10010101" rol 3 is "10101100"
 - ror rotate right logical, circular operation

Outline



Basic Structure of a VHDL Module

- 1) Library Declaration
- 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept
- 3) Architecture Body
 - Built-in Operators
 - Internal Signal
 - Design Methods
 - ① Data Flow Design (use "concurrent statement")
 - ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - Structural Design (use "port map")
 - Concurrent vs. Sequential Statements

Let's consider another example!



```
connect1
                              in2 -
   library IEEE;
   use IEEE.std logic 1164.all;
3
   entity nandgate is
       port (in1, in2: in STD LOGIC;
5
                   out1: out STD LOGIC);
   end nandgate;
   architecture nandgate arch of nandgate is
8
   signal connect1: STD LOGIC;
   begin
       connect1 <= in1 and in2;</pre>
10
       out1 <= not connect1;</pre>
12 end nandgate arch;
```

Internal Signal



- The entity declares the external signals.
- The architecture body can also declare signals that will be used internally.

- Constant: Hold unchangeable values
- E.g., constant c1: BIT := '1'; CENG3430 Lec01: Introduction to VHDL 2024-25 T2

Signal Object



```
signal SIG_NAME: <type> [:= <value>];
```

Note: Signals can be declared without initialized values.

Examples:

```
- signal SIG NAME: STD LOGIC;
```

Declared without initialized value

```
- signal SIG_NAME: STD_LOGIC := '1';
```

Signals can be declared

- In the "port" of the entity declaration (as external signals);
- Or in the architecture body (as internal signals).

Constant Object



```
constant CONST_NAME: <type> := <value>;
Note: Constants must be declared with initialized values.
```

Examples:

- constant CONST_NAME: STD_LOGIC := 'Z';
 constant CONST NAME: STD LOGIC VECTOR (3
 - downto 0) := "0-0-";
 - '-' means "don't care" (recall 9-valued standard logic).
 - VHDL uses single quote (' ') for single bit literals and double quotes (" ") for bit vector literals.
- Constants can be declared in
 - Anywhere allowed for declaration.

Outline



- Basic Structure of a VHDL Module
 - 1) Library Declaration
 - 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept
 - 3) Architecture Body
 - Built-in Operators
 - Internal Signal
 - Design Methods
 - ① Data Flow Design (use "concurrent statement")
 - ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - Structural Design (use "port map")
 - Concurrent vs. Sequential Statements

① Data Flow (Concurrent Statements)

- Data flow design uses "concurrent statements" rather than "sequential statements" (see behavioral design).
 - Concurrent statements can be interchanged freely.
 - The "exec. order" follows the circuit logic, not the "line order".
 - The concurrent statement (i.e., signal assignment <=) will take place whenever any signal in the right-hand-side of statement changes.



- 7 architecture nandgate arch of nandgate is
- 8 signal connect1: STD LOGIC
- 9 begin
- 10 out1 <= not connect1; -- concurrent
- connect1 <= in1 and in2; -- concurrent</pre>
- 12 end nandgate arch;

Class Exercise 1.3



Draw the schematic circuit of this code:

```
1 library IEEE; --Vivado 14.4
  use IEEE.STD LOGIC 1164.ALL;
  entity abc is
    port (a,b,c: in std logic;
 5
               y: out std logic);
  end abc;
 7 architecture abc arch of abc is
  signal x : std logic;
  begin
10 x \le a \text{ nor } b;
11 y \le x and c;
12 end abc arch;
```

Answer:

Design Construction: when-else



```
in1 out1
```

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity when ex is
 4 port (in1, in2: in std logic;
             out1 : out std logic);
 6 end when ex;
 7 architecture when ex arch of when ex is
                            Condition based
 8 begin
     out1 <= '1' when in1 = '1' and in2 = '1' else '0';
10 end when ex arch;
                       when condition is true then out1 <= '1'
                       otherwise then out1 <= '0'
```

Design Construction: with-select-when

```
in1
                                  out1
 1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity when ex is
 4 port (in1, in2: in std logic;
             out1 : out std logic);
 6 end when ex;
 7 architecture when ex arch of when ex is
  begin
     with in1 select ← Signal based
       out1 <= in2 when '1', ← when in1='1' then out1 <= in2
10
                '0' when others; ← when in1 = other cases
11
                                    then out1 <= '0'
12 end when ex arch;
```

when-else VS. with-select-when



Concurrent 1) when-else: Condition based
 out1 <= '1' when in1 = '1' and in2 = '1' else '0';
 when in1='1' and in2='1' then out1 <= '1', otherwise out <= '0'

• Concurrent 2) with-select-when: Signal based

Outline




Basic Structure of a VHDL Module

- 1) Library Declaration
- 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept
- 3) Architecture Body
 - Built-in Operators
 - Internal Signal
 - Design Methods
 - ① Data Flow Design (use "concurrent statement")
 ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - 3 Structural Design (use "port map")
 - Concurrent vs. Sequential Statements

② Behavioral Design (use "process")



- Behavioral design uses "sequential statements".
 - Just like a sequential program



- The main character is "process (sensitivity list)".
- A process is executed when one (or more) of the signals in the sensitivity list changes.
- Statements inside a process are sequentially executed, but a process shall be treated as one concurrent statement!

Recall: 4-bit Comparator Example

Code of 4-bit Comparator in VHDL:

```
eqcomp4.vhd
             1 -- the code starts here, "a comment"
Library
            2 library IEEE;
Declaration
             3 use IEEE.std logic 1164.all;
                entity egcomp4 is
Entity
             5 port (a, b: in std logic vector(3 downto 0);
Declaration
                    equals: out std logic);
                end eqcomp4;
                architecture arch eqcomp4 of eqcomp4 is
               begin
Architecture
                   equals \leftarrow '1' when (a = b) else '0';
             10
Body
             11 -- "comment line"
             12 end arch eqcomp4;
```

Reconstructed as Behavioral Design



```
library IEEE; --vivado14.4
use IEEE.STD LOGIC 1164.ALL;
entity eqcomp4 is
port (a, b: in std logic vector(3 downto 0);
    equals: out std logic);
end eqcomp4;
architecture behavioral of egcomp4 is
begin
  process (a, b) ← Behavioral Design: Sequential within a "process"
  begin
    if a = b then
        equals <= '1';
                             Sequential Execution:
                             Statements inside a process are
    else
        equals <= '0';
                             sequentially executed.
    end if;
  end process;
end behavioral;
```

Design Construction: if-then-else



```
in1
                                         if (cond) then
                          out1
        in2
                                              statement;
                                         end if;
entity if ex is
   port(in1, in2: in std logic;
                                         if (cond) then
            out1: out std logic);
                                              statement1;
end if ex;
                                         else
                                              statement2;
architecture if ex arch of if ex is
                                         end if;
begin
    process (in1, in2)
                                         if (cond1) then
    begin
                                              statement1;
        if in1 = '1' and in2 = '1' then
                                         elsif (cond2) then
            out1 <= '1';
                                              statement2;
        else
                                         elsif ...
           out1 <= '0';
                                         else
        end if;
                                              statementn;
end process;
                                         end if;
end if ex arch;
```

Design Construction: case-when



```
entity test case is
                                         in1
                                                           out1
   port (in1, in2: in std logic;
          out1: out std logic);
end test case;
architecture case arch of test case is
signal b: std logic vector (1 downto 0);
begin
                     : "11" means case "11"
   process (b)
   begin
                    => means "implies" not "bigger"
       case b is
       when "11" => out1 <= '1';
       when others => out1 <= '0';</pre>
                 All cases must be present:
       end case;
                    Use others to complete all cases
   end process;
  b <= in1 & in2; -- & is the concatenate operator
end case arch;
```

Design Construction: loop (1/2)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity for_ex is
port (in1: in std_logic_vector(3 downto 0);
   out1: out std_logic_vector(3 downto 0));
end for_ex;
architecture for_ex_arch of for_ex is
begin
```

```
variable i: integer := 0;
begin
   i := 0;
while i < 4 loop
   out1(i) <= not in1(i);
   i := i + 1;
end loop;
end process;</pre>
```

process (in1) while-loop

CENG3430 Lec01: Introduction to VHDL 2024-25 T2 end process;

end for ex arch;

Design Construction: loop (2/2)



for-loop

```
for <u>i</u> in 0 to 3 loop
  out1(i) <= not in1(i);
end loop;</pre>
```

- No need to declare the loop index (e.g., i).
 - It is implicitly declared within the loop.
 - It may not be modified within the loop (e.g., i := i-1;).
- for-loop is generally supported for synthesis.

while-loop

```
variable i: integer:=0;
...
while i < 4 loop
  out1(i) <= not in1(i);
...
end loop;</pre>
```

- The while loop repeats if the condition tested is true.
 - The condition is tested before each iteration.
- while-loop is supported
 by some logic synthesis
 tools with restrictions.

https://www.ics.uci.edu/~jmoorkan/vhdlref/for_loop.html https://www.ics.uci.edu/~jmoorkan/vhdlref/while.html

Variable Object



```
variable VAR_NAME: <type> [:= <value>];
```

Note: Variables can be declared without initialized values.

Examples:

- variable VAR NAME: STD LOGIC;
 - Declared without initialized value
- variable VAR NAME : STD LOGIC := '1';
- Variables can only be declared/used within process.
- Variables are used only by programmers for internal representation (less direct relationship to hardware, e.g., loop index).

Signal vs. Variable Assignment



- Both signals and variables can be declared with (using the same syntax :=) or without initiation.
 - signal SIG_NAME: <type> [:= <value>];
 variable VAR_NAME: <type> [:= <value>];
- Their values can be assigned after declaration.
 - Syntax of signal assignment:

```
SIG_NAME <= <expression>;
```

– Syntax of variable assignment:

```
VAR NAME := <expression>;
```

Outline




Basic Structure of a VHDL Module

- 1) Library Declaration
- 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept
- 3) Architecture Body
 - Built-in Operators
 - Internal Signal
 - Design Methods
 - ① Data Flow Design (use "concurrent statement")
 - ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - Structural Design (use "port map")
 - Concurrent vs. Sequential Statements

③ Structural Design (use "port map")



Structural Design: Like a circuit but describe it by text.



Connected by **port map** in the architecture body of the top-level design module

Design Steps:

Step 1: Create entities


Step 2: Create components from entities


Step 3: Use "port map" to relate the components

Step 1: Create Entities



```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity and2 is
 4 port (a,b: in STD LOGIC;
       c: out STD LOGIC );
 6 end and2;
 7 architecture and2 arch of and2 is
 8 begin
   c <= a and b; -- concurrent
10 end and2 arch;
12 library IEEE;
13 use IEEE.STD LOGIC 1164.ALL;
14 entity or2 is
15 port (a,b: in STD LOGIC;
  c: out STD LOGIC );
16
17 end or2;
18 architecture or 2 arch of or 2 is
19 begin
20 c \leq a or b; -- concurrent
21 end or2 arch;
CENG3430 Lec01: Introduction to VHDL 2024-25 T2
```







Step 2: Create Components



```
component and2 --create components--
   port (a, b: in std logic; c: out std logic);
end component;
component or2 --create components--
   port (a, b: in std_logic; c: out std logic);
end component;
signal con1 signal: std logic; --internal signal--
                                     (optional) --
```






Step 3: Connect Components



label 1 & label 2 are line labels (required).

port map can be considered as a concurrent statement, so these lines can be interchanged for the same circuit design.



Put Together: A Running Example



```
1 library IEEE;
                                     1 library IEEE;
                                                                   Top-level Module
                                     2 use IEEE.STD LOGIC 1164.ALL;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity and2 is
                            Step 1
 4 port (a,b: in STD LOGIC;
                                     4 entity test is
   c: out STD LOGIC );
                                     5 port (in1: in STD LOGIC; in2: in STD LOGIC;
                                        in3: in STD LOGIC;
 6 end and2;
 7 architecture and2 arch of and2 is
                                     7 out1: out STD LOGIC );
 8 begin
                                     8 end test;
   c \le a and b;
                                     9 architecture test arch of test is
10 end and2 arch;
                                    10 component and 2-create component
                                                                              Step 2
                                       port (a,b: in std logic; c: out std logic);
12 library IEEE;
                                    12 end component;
13 use IEEE.STD LOGIC 1164.ALL;
                                    13 component or2 --create component
14 entity or2 is
                                    port (a,b: in std logic; c: out std logic);
                            Step 1
                                    15 end component;
15 port (a,b: in STD LOGIC;
c: out STD LOGIC );
                                    16 signal inter sig: std logic;
                                                                              Step 3
                                    17 begin
17 end or2;
                                    18 label1: and2 port map (in1, in2, inter sig);
18 architecture or 2 arch of or 2 is
19 begin
                                    19 label2: or2 port map (inter sig, in3, out1);
20 c <= a or b;
                                    20 end test arch;
                                                                    inter sig
                                                              in1 -
21 end or2 arch;
CENG3430 Lec01: Introduction to VHDL 2024-25 T2
```

"Positional" vs. "Nominal" port map



Step 2: Create Components

in1 _____out1

Step 3: Connect Components

• "Positional" port map: Mapping at "exact" port location

```
11: and2 port map (in1, in2, inter_sig);
12: or2 port map (inter sig, in3, out1);
```

"Nominal" port map: Mapping by "name" (less error-prone)

```
11: and2 port map (in1 => a, in2 => b, inter_sig => c);
12: or2 port map (inter_sig => a, in3 => b, out1 => c);
```

Another Running Example



```
entity test andand2 is
                                            inter sig
port (in1: in STD LOGIC;
                                  in1
       in2: in STD LOGIC;
                                 in2
                                                              out1
                                 in3
       in3: in STD LOGIC;
      out1: out STD LOGIC
  );
end test andand2;
architecture test and and 2 arch of test and and 2 is
component and2
                                                   No need to create the
                                                   component for the same
  port (a, b: in std_logic; c: out std_logic);
                                                   entity for several times
end component ;
signal inter sig: std logic;
begin
                                                        But you can use
    label1: and2 port map (in1, in2, inter sig);
                                                        the component
    label2: and2 port map (inter sig, in3, out1);
                                                        multiple times
```

end test andand2 arch;

Class Exercise 1.4



Draw the schematic diagram for the statements:

```
i label_u0: and2 port map (a, c, x);
ii label_u1: or2 port map (b, x, y);
```

- When will Lines i and ii be executed?
- Answer:
 - Line i:
 - Line ii: ______

Outline



Basic Structure of a VHDL Module

- 1) Library Declaration
- 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept

3) Architecture Body

- Built-in Operators
- Internal Signal
- Design Methods
 - Data Flow Design (use "concurrent statement")
 - ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - Structural Design (use "port map")
- Concurrent vs. Sequential Statements

Concurrent vs. Sequential Statements

Concurrent Statement

- 1) Statements inside the architecture body can be executed concurrently, except statements enclosed by a process.
- 2) Every statement will be <u>executed once</u> whenever <u>any</u> signal in the right-hand-side of statement changes.

Sequential Statement

- 1) Statements within a process are executed sequentially, and the result is obtained when the process is complete.
- 2) process (sensitivity list): Whenever any signals in the sensitivity list changes its state, the process executes once.
- 3) "One" **process** shall be treated as "one" concurrent statement in the architecture body.

Con. vs. Seq. Design Constructions



- Concurrent: Statements that can be stand-alone
 - 1) when-else

2) with-select-when

Concurrent: **OUTSIDE** process

- Sequential: Statements inside the process
 - 1) if-then-else
 - 2) case-when

,

3) for-in-to-loop

Sequential – **INSIDE** process

Concurrent with Sequential




```
1 library IEEE; --vivado14.4 ok
                                            out1
                                   in1
                                                      out2
 2 use IEEE.STD LOGIC 1164.ALL;
                                   in2.
                                    in3
 3 entity conc ex is
 4 port (in1, in2, in3: in std logic;
 5
          out1, out2 : inout std logic);
 6 end conc ex;
 7 architecture for ex arch of conc ex is
 8 begin
 9 process (in1, in2)
                               The process (9-12) and
10 begin
                               line 13 are concurrent
11   out1 <= in1 and in2;</pre>
                               and can be interchanged!
12 end process;
13 out2 <= out1 and in3; -- concurrent statement
14 end for ex arch;
```

Class Exercise 1.5



 Use structural, data flow, and behavioral designs to implement the following circuit in VHDL:



Summary



- Basic Structure of a VHDL Module
 - Library Declaration
 - 2) Entity Declaration
 - External Signal (I/O Pins)
 - Resolved Logic Concept
 - 3) Architecture Body
 - Built-in Operators
 - Internal Signal
 - Design Methods
 - ① Data Flow Design (use "concurrent statement")
 - ✓ Design Constructions: when-else, with-select-when
 - ② Behavioral Design (use "process")
 - ✓ Design Constructions: if-then-else, case-when, for
 - Structural Design (use "port map")
 - Concurrent vs. Sequential Statements