

香港中文大學 The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems

Lab05 Driving VGA Display with ZedBoard





Example


(The task is the extension of this example, please try the example first)

Centered Square



Behavior


- A purple square is in the center of the white screen.
- The square side length is 100 pixels (px).



Centered Square



Logic Schematic



lab05.vhd



```
library IEEE;
                                                                   lab05.vhd
use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
                                             Fill in the input and output port
                                             according to the logic schematic
entity vga driver is
    port (
        clk : in std logic;
        hsync, vsync : out std_logic;
        red, green, blue: out std logic vector(3 downto 0)
end vga driver;
architecture vga_driver_arch of vga_driver is
    signal clk50MHz : std logic;
    signal hcount, vcount : integer := 0;
    -- ① row and column constants
begin
    -- ② generate 50MHz clock
    -- ③ horizontal counter
    -- 4 vertical counter
    -- (5) generate hsync
    -- ⑥ generate vsync
    -- ⑦ generate RGB signals for 1024x600 display area
end vga driver arch;
```



```
entity vga driver is
                                                                        lab05.vhd
architecture vga driver arch of vga driver is
   ① row and column constants
-- row constants
constant H TOTAL:integer:=1344-1;
                                                      Fill in the row constants
constant H_SYNC:integer:=48-1;
constant H_BACK:integer:=240-1;
constant H START:integer:=48+240-1;
constant H ACTIVE:integer:=1024-1;
constant H END:integer:=1344-32-1;
constant H_FRONT:integer:=32-1;
begin
end vga_driver_arch;
```



```
entity vga driver is
                                                                        lab05.vhd
architecture vga driver arch of vga driver is
   ① row and column constants
-- column constants
                                                      Fill in the column constants
constant V TOTAL:integer:=625-1;
constant V SYNC:integer:=3-1;
constant V BACK:integer:=12-1;
constant V START:integer:=3+12-1;
constant V_ACTIVE:integer:=600-1;
constant V END:integer:=625-10-1;
constant V FRONT:integer:=10-1;
begin
end vga_driver_arch;
```



```
library IEEE;
                                                                               clock divider.vhd
use IEEE.STD LOGIC 1164.all;
use IEEE.Numeric Std.all;
                                                        Implement the generic clock divider
entity clock divider is
  generic (N : integer);
 port( clk : in std logic;
        clk out : out std logic );
end clock divider;
architecture arch clock divider of clock divider is
  signal pulse : std logic := '0';
  signal count : integer := 0;
begin
  process (clk)
 begin
    if rising edge(clk) then
      if (count = (N - 1)) then
        pulse <= not pulse;</pre>
        count <= 0; -- reset count
      else
        count <= count + 1;</pre>
      end if;
    end if;
  end process;
  clk out <= pulse;</pre>
end arch clock divider;
```



```
lab05.vhd
entity vga driver is
architecture vga driver arch of vga driver is
    component clock divider is
                                                   Declare the clock divider
    generic (N : integer);
    port (
        clk : in std_logic;
        clk_out : out std_logic
    end component;
                                      Instantiate the module as a 50MHz clock
begin
-- ② generate 50MHz clock
comp_clk50MHz : clock_divider generic map(N => 1) port map(clk, clk50MHz);
end vga_driver_arch;
```



```
entity vga driver is
                                                                   lab05.vhd
architecture vga driver arch of vga driver is
begin
-- ③ horizontal counter
hcount_proc: process(clk50MHz)
begin
  if( rising_edge(clk50MHz) )
  then
    if(hcount = H_TOTAL) then
                                                Increase hount at 50MHz
      hcount <= 0;
    else
      hcount <= hcount + 1;
    end if;
  end if;
end process hcount_proc;
end vga driver arch;
```



```
entity vga driver is
                                                                    lab05.vhd
architecture vga driver arch of vga driver is
begin
-- 4 vertical counter
vcount_proc: process(clk50MHz)
begin
  if( rising_edge(clk50MHz) ) then
    if(hcount = H TOTAL) then
      if(vcount = V TOTAL) then
                                                 Increase vocunt when hount
        vcount <= 0;
                                                 reaches the end of line.
      else
        vcount <= vcount + 1;</pre>
      end if;
    end if;
  end if;
end process vcount proc;
end vga driver arch;
```



```
entity vga driver is
                                                                    lab05.vhd
architecture vga driver arch of vga driver is
begin
-- ⑤ generate hsync
hsync_gen_proc: process(hcount) begin
  if(hcount < H_SYNC) then</pre>
    hsync <= '0';
  else
    hsync <= '1';
  end if;
end process hsync_gen_proc;
end vga_driver_arch;
```



```
entity vga driver is
                                                                       lab05.vhd
architecture vga driver arch of vga driver is
begin
-- (6) generate vsync
vsync_gen_proc: process(vcount)
begin
  if(vcount < V_SYNC) then</pre>
    vsync <= '0';</pre>
  else
    vsync <= '1';
  end if;
end process vsync_gen_proc;
end vga_driver_arch;
```



```
entity vga driver is
                                                                       lab05.vhd
  architecture vga driver arch of vga driver is
                                                   Draw image in Display Area.
  begin
                                                   Output black in Blanking Area.
  -- 7 generate RGB signals for 1024x600 display area
  data output proc: process(hcount, vcount)
  begin
    if( (hcount >= H_START and hcount < H_END) and</pre>
         (vcount >= V START and vcount < V END) ) then
      -- Display Area (draw the square here)
       ... (on the next page)
                                                      Hcnt
    else
                                                   Vcnt
                                                                    Blanking
      -- Blanking Area
      red <= "0000";
      green <= "0000";
                                                                "Raster" Pattern
      blue <= "0000";
                                                                 Display Area
    end if;
  end process data_output_proc;
  end vga driver arch;
CENG3430 Lab04: Stopwatch
```



```
architecture vga driver arch of vga driver is
                                                                    lab05.vhd
-- Constants of the square
constant LENGTH : integer := 100;
constant H TOP LEFT : integer := (H START + H END)/2 - LENGTH/2;
constant V TOP LEFT : integer := (V START + V END)/2 - LENGTH/2;
begin
                                   Define the square's side length and position.
  if( (hcount >= H_START and hcount < H_END) and</pre>
      (vcount >= V START and vcount < V END) ) then
    -- Display Area (draw the square here)
    if ((hcount >= H_TOP_LEFT and hcount < H_TOP_LEFT + LENGTH) and
        (vcount >= V TOP LEFT and vcount < V TOP LEFT + LENGTH)) then
       red <= "1111";
       green <= "0000";
       blue <= "1111";
                                                Output purple in the square.
    else
                                                Output white out of the square
       red <= "1111";
       green <= "1111";</pre>
                                                in the display area.
       blue <= "1111";
    end if;
  else
end vga driver arch;
```

Implementation (Complete Code)



```
library IEEE;
                                clock divider.vhd
use IEEE.STD LOGIC 1164.all;
use IEEE.Numeric Std.all;
entity clock divider is
  generic (N : integer);
 port( clk : in std logic;
        clk out : out std logic );
end clock divider;
architecture arch clock divider of clock divider is
  signal pulse : std logic := '0';
  signal count : integer := 0;
begin
 process (clk)
 begin
    if rising edge(clk) then
      if (count = (N - 1)) then
        pulse <= not pulse;</pre>
        count <= 0; -- reset count
      else
        count <= count + 1;</pre>
      end if:
    end if;
  end process;
  clk out <= pulse;</pre>
end arch clock divider;
```

```
library IEEE;
                                    lab05.vhd
use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
entity vga driver is
  port (
    clk : in std_logic;
   hsync, vsync : out std logic;
    red, green, blue: out std logic vector(3
downto 0)
  );
end vga driver;
architecture vga driver arch of vga driver is
signal clk50MHz : std logic;
signal hcount, vcount : integer := 0;
-- 1 row and column constants
-- row constants
constant H TOTAL : integer := 1344 - 1;
constant H SYNC : integer := 48 - 1;
constant H BACK : integer := 240 - 1;
constant H START : integer := 48 + 240 - 1;
constant H ACTIVE : integer := 1024 - 1;
constant H END : integer := 1344 - 32 - 1;
constant H FRONT : integer := 32 - 1;
```

Continue...

Implementation (Complete Code)



```
-- column constants
                                                     -- ③ horizontal counter
constant V TOTAL : integer := 625 - 1;
constant V SYNC : integer := 3 - 1;
                                                     hcount proc : process (clk50MHz)
constant V BACK : integer := 12 - 1;
                                                     begin
constant V START : integer := 3 + 12 - 1;
                                                       if (rising edge(clk50MHz))
constant V ACTIVE : integer := 600 - 1;
                                                       then
constant V END: integer := 625 - 10 - 1;
                                                          if (hcount = H TOTAL) then
constant V FRONT : integer := 10 - 1;
                                                            hcount <= 0:
                                                          else
                                                            hcount <= hcount + 1;
-- (7) constants of the square
                                                          end if;
constant LENGTH : integer := 100;
                                                       end if:
constant H TOP LEFT:integer:=(H START+H END)/2-LENGTH/2;
                                                     end process hcount_proc;
constant V TOP LEFT:integer:=(V START+V END)/2-LENGTH/2;
                                                     -- 4 vertical counter
-- ② component declaration
component clock divider is
                                                     vcount proc : process (clk50MHz)
 generic (N : integer);
                                                     begin
 port (
                                                       if (rising edge(clk50MHz)) then
   clk: in std logic;
                                                          if (hcount = H TOTAL) then
   clk out : out std logic
                                                            if (vcount = V TOTAL) then
                                                              vcount <= 0;
end component;
                                                            else
                                                              vcount <= vcount + 1;</pre>
                                                            end if;
begin
                                                          end if;
-- ② generate 50MHz clock
                                                       end if;
comp clk50MHz : clock divider
                                                     end process vcount proc;
generic map(N => 1) port map(clk, clk50MHz);
```

Continue...

Continue...

Implementation (Complete Code)



```
-- (5) generate hsync
hsync gen proc : process (hcount)
begin
  if (hcount < H SYNC) then
    hsvnc <= '0';
  else
    hsync <= '1';
 end if;
end process hsync_gen_proc;
-- (6) generate vsync
vsync gen proc : process (vcount)
begin
  if (vcount < V SYNC) then
   vsync <= '0';
  else
    vsync <= '1';
 end if;
end process vsync_gen_proc;
-- (7) generate RGB signals for 1024x600
data_output_proc : process (hcount, vcount)
begin
                                  Continue...
```

```
if ((hcount >= H START and
       hcount < H END) and
      (vcount >= V START and
       vcount < V END))
  then
    -- Display Area
    if ((hcount >= H TOP LEFT and
         hcount < H TOP_LEFT + LENGTH) and
        (vcount >= V_TOP_LEFT and
         vcount < V TOP LEFT + LENGTH))
    then
      red <= "1111";
      green <= "0000";
      blue <= "1111":
    else
      red <= "1111";
      green <= "1111";
      blue <= "1111";
    end if;
  else
    -- Blanking Area
    red <= "0000";
    green <= "0000";
    blue <= "0000";
  end if;
end process data output proc;
end vga driver arch;
```

Constraints for VGA display



Write XDC for VGA:

Manual:

1	RED	Red video	V20, U20, V19, V18
2	GREEN	Green video	AB22, AA22, AB21, AA21
3	BLUE	Blue video	Y21, Y20, AB20, AB19 AA19
13	HSync	Horizontal sync	10.00
14	VSync	Vertical sync	Y19

```
set_property PACKAGE_PIN Y21 [get_ports {blue[0]}];
                                                      # "VGA-B0"
set property PACKAGE PIN Y20 [get ports {blue[1]}];
                                                      # "VGA-B1"
set property PACKAGE PIN AB20 [get ports {blue[2]}];
                                                      # "VGA-B2"
set_property PACKAGE_PIN AB19 [get_ports {blue[3]}];
                                                      # "VGA-B3"
set_property PACKAGE_PIN AB22 [get_ports {green[0]}];
                                                       # "VGA-G0"
set_property PACKAGE_PIN AA22 [get_ports {green[1]}];
                                                       # "VGA-G1"
set_property PACKAGE_PIN AB21 [get_ports {green[2]}];
                                                       # "VGA-G2"
set_property PACKAGE_PIN AA21 [get_ports {green[3]}];
                                                       # "VGA-G3"
set_property PACKAGE_PIN V20 [get_ports {red[0]}];
                                                     # "VGA-R0"
set_property PACKAGE_PIN U20 [get_ports {red[1]}];
                                                     # "VGA-R1"
set property PACKAGE PIN V19 [get ports {red[2]}];
                                                     # "VGA-R2"
set property PACKAGE PIN V18 [get ports {red[3]}];
                                                     # "VGA-R3"
set property PACKAGE PIN AA19 [get ports {hsync}];
                                                   # "VGA-HS"
set property PACKAGE PIN Y19
                              [get_ports {vsync}];
                                                    # "VGA-VS"
# All VGA pins are connected by bank 33, so specified 3.3V together.
set property IOSTANDARD LVCMOS33 [get ports -of objects [get iobanks 33]];
set property PACKAGE PIN Y9 [get ports {clk}]; # "clk"
set property IOSTANDARD LVCMOS33 [get ports -of objects [get iobanks 13]];
```

Codes:

Adjust the Monitor





 If the content of your monitor is not fully displayed, then you can press the MENU button to select HPOSITION or VPOSITION, and then use the -/+ buttons to adjust the position of the screen.




Task


Lab05: Moving Square



Behavior

- Initially, a purple square is in the center of the white screen.
- The square can move up, down, left, and right, controlled by keeping pressing the corresponding buttons.





Lab05: Moving Square




Behavior in details

- The side length of the square is 100 pixels (px).
- When BTNU, BTND, BTNL or BTNR is pressed, the square should move up, down, left, or right, respectively.
- The movement speed is set at 100 pixels per second, guaranteeing a seamless and fluid transition as the object moves at a consistent pace of 10 pixels every 100 milliseconds (triggered by 10Hz clock).
- The square should always stay within the display area, meaning that it should stop moving when it attempts to move out of it.

Lab05: Moving Square



Logic Schematic




lab05.vhd

Submission Guide



- Demo video instruction
 - Keep pressing BTND
 - 2. Wait until the square stops
 - 3. Release the BTND
 - 4. Keep pressing BTNR
 - 5. Wait until the square stops
 - 6. Release the BTNR
 - Move the square back to the center of the screen by pressing BTNU and then BTNL
- Submit the zip file according to the figure
 - The video should clearly demonstrate Screen and BTNs at the same time (A demo video is provided in the blackboard)
 - Deadline: 12:30 on 26 Feb. 2025
 - Late submission is NOT acceptable.



Lab05: Hints



- Change the position of square (H_TOP_LEFT, V_TOP_LEFT) from constants to signals.
- 2. Maintain the position signals under 10Hz clock and button pressing signals. This is to say,
 - When the button signals are detected @10Hz clock, increase/decrease position signals.
 - To keep the square in the display area, update the position signals when the new position is valid: all sides are in the display area.
- 3. When the position signals are changed, the square on the screen changes automatically (read the example code 7 generate RGB signals for 1024x600 display area).



香港中文大學

The Chinese University of Hong Kong

Thank You!

