



香港中文大學


The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems


Lab01: Introduction to Vivado & Software Simulation



- **Programming** using IDE for VHDL (Lab01)
- Running **simulation** to test your design (Lab01)
- **Downloading** the compiled code to FPGA (Lab02)



Focus of Lab01: Behavioral Simulation





I. Create a Vivado Project

Step 1: Start the Software




- Double click the icon of “Vivado”
- Or start “Vivado” from the Start Menu



Step 2: Create a New Project



- Click “Create Project”
- Or click “File” -> “Project” -> “New”



Step 2: Create a New Project



- Enter the “Project name” (e.g., lab01)
- Specify a proper “Project location” for storage

New Project

Project Name
Enter a name for your project and specify a directory where the project data files will be stored.

Project name: lab01

Project location: C:/Users/Downloads

☒ Create project subdirectory

Project will be created at: C:/Users/Downloads/lab01

[?](#) [< Back](#) [Next >](#) [Finish](#) [Cancel](#)

Step 2: Create a New Project



- Select “RTL Project” -> “Next”

New Project

Project Type
Specify the type of project to create.

☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

☐ Do not specify sources at this time

☐ Project is an extensible Vitis platform

☐ **Post-synthesis Project**
You will be able to add sources, view device resources, run design analysis, planning and implementation.

☐ Do not specify sources at this time

☐ **I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**
Create a Vivado project from a Synplify Project File.

☐ **Example Project**
Create a new Vivado project from a predefined template.

? < Back Next > Finish Cancel

Step 2: Create a New Project



The screenshot shows the 'New Project' wizard in Vivado. The 'Add Sources' step is active, with a 'Create Source File' dialog box open. Red annotations and arrows indicate the following steps:

- 1. Both choose "VHDL"**: A red box highlights the 'Target language' and 'Simulator language' dropdowns, both set to 'VHDL'. A red arrow points from this box to the 'Create File' button.
- 2. Click "Create File"**: A red box highlights the 'Create File' button. A red arrow points from this box to the 'Create Source File' dialog.
- 3. Name your file name**: A red box highlights the 'File name' field in the 'Create Source File' dialog, which contains 'lab01'. A red arrow points from this box to the 'Create File' button.

The 'Create Source File' dialog also shows 'File type' set to 'VHDL' and 'File location' set to '<Local to Project>'. The 'OK' button is highlighted in blue.

Step 2: Create a New Project



- Click “Next”

New Project

Add Constraints (optional)
Specify or create constraint files for physical and timing constraints.

Use Add Files or Create File buttons below

☒ Copy constraints files into project

< Back **Next >** Finish Cancel

Step 2: Create a New Project



- Click “Boards” -> Select “ZedBoard” -> Click “Next”

New Project

Default Part
Choose a default AMD part or board for your project.

Parts **Boards**

To fetch the latest available boards from git repository, click on 'Refresh' button. [Dismiss](#)

[Reset All Filters](#)

Vendor: All Name: All Board Rev: Latest

Search: **Q- Zedboard** (8 matches)

Display Name	Preview	Status	Vendor	File Version	Part	I/O Pin Count	Board Rev	Available IOT
ZedBoard Zynq Evaluation and Development Kit Add Companion Card Connections		⊖	avnet.com	1.4	xc7z020clg484-1	484	d	200
Zedboard		⬇	digilentinc.com	1.0				

Refresh Catalog was last updated on 01/12/2024 5:51:58 PM


If not found, click “Refresh”
Proxy is needed for lab PC to refresh
Set it in “Tool” -> “Settings” -> “Vivado Store” -> “Configure Proxy”

[? Back](#) [Next >](#) [Finish](#) [Cancel](#)

Step 2: Create a New Project



- If you see this box, just click “OK”



Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Entity name: lab01

Architecture name: Behavioral

I/O Port Definitions

+ - ↑ ↓

Port Name	Direction	Bus	MSB	LSB
	in	<input type="checkbox"/>	0	0

?

OK Cancel

Step 2: Create a New Project



- This is the programming interface of Vivado:

The screenshot displays the Vivado IDE interface for a new project named 'lab01'. The interface is divided into several panels:

- Flow Navigator:** A sidebar on the left containing project management tasks such as 'Settings', 'Add Sources', 'Language Templates', 'IP Catalog', 'IP INTEGRATOR', 'SIMULATION', 'RTL ANALYSIS', 'SYNTHESIS', 'IMPLEMENTATION', and 'PROGRAM AND DEBUG'.
- PROJECT MANAGER - lab01:** The central workspace showing the project's structure. It includes a 'Sources' pane with 'Design Sources (1)' (lab01(Behavioral) (lab01.vhd)), 'Constraints', 'Simulation Sources (1)', and 'Utility Sources'. Below this is a 'Hierarchy' pane and a 'Properties' pane.
- Project Summary:** A panel on the right providing an overview of the project. It includes fields for 'Project name', 'Project location', 'Product family', 'Project part', 'Top module name', 'Target language', and 'Simulator language'. It also features a 'Board Part' section with details about the 'ZedBoard Zynq Evaluation and Development Kit' and a 'Synthesis' section.
- Design Runs:** A table at the bottom showing the status of various design runs. The table has columns for Name, Constraints, Status, WNS, TNS, WHS, THS, WBS, TPWS, Total Power, Failed Routes, Methodology, ROA Score, QoR Suggestions, LUT, FF, BRAM, URAM, DSP, Start, Elapsed, and Run Strategy.

Name	Constraints	Status	WNS	TNS	WHS	THS	WBS	TPWS	Total Power	Failed Routes	Methodology	ROA Score	QoR Suggestions	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
synth_1	constrs_1	Not started																			Vivado Synthesis Defaults (Vivado Synthesis 2023)
impl_1	constrs_1	Not started																			Vivado Implementation Defaults (Vivado Implementation)

II. Writing the VHDL Code

Step 3: Start Programming



- This is the programming interface of Vivado:

The screenshot displays the Vivado IDE interface with the following components:


- Flow Navigator (Left Panel):** Contains shortcuts for PROJECT MANAGER, IP INTEGRATOR, SIMULATION, SYNTHESIS, IMPLEMENTATION, and PROGRAM AND DEBUG.
- PROJECT MANAGER - lab01:** Shows the project structure with Design Sources (1), Constraints, Simulation Sources (1), and Utility Sources.
- Source Directory:** Displays the project's source files and directories.
- Properties:** A panel for viewing the properties of selected objects.
- Project Summary:** Provides an overview of the project, including settings like Project name, Project location, Product family, Project part, Top module name, Target language, and Simulator language.
- Board Part:** Details the board configuration, including Display name, Board part name, Board revision, Connectors, Repository path, URL, and Board overview.
- Design Runs:** A table showing the status of various design runs.

Name	Constraints	Status	WNS	TNS	WHS	THS	WBSS	TPWS	Total Power	Failed Routes	Methodology	ROA Score	QoR Suggestions	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	
synth_1	constrs_1	Not started																				Vivado Synthesis Defaults (Vivado Synthesis 2023)
impl_1	constrs_1	Not started																				Vivado Implementation Defaults (Vivado Implementation 2023)

Step 3: Start Programming



- In the “Source Directory”, **double click** the source file (e.g., **lab01.vhd**) created.
 - Seeing the file name appears twice in “**Syntax Error Files**” and “**Non-module Files**” is **normal** if the source code is **empty or having syntax errors**.



Step 3: Start Programming




- Implement a simple AND logic and **save**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity lab01 is
    Port (
        A: in std_logic;
        B: in std_logic;
        C: out std_logic
    );
end lab01;

architecture Behavioral of lab01 is
begin
    C <= A AND B;
end Behavioral;
```



III. Perform the Simulation

Step 4: Write a Testbench



- Under the source window, right click on the “Simulation Sources” -> “Add sources...”

The screenshot shows the Vivado Project Manager interface for a project named 'lab01'. The 'Sources' window on the left displays a tree view with 'Design Sources (1)' containing 'lab01(Behavioral) (lab01.vhd)', 'Constraints', 'Simulation Sources (1)', and 'Utility Sources'. The 'Simulation Sources (1)' folder is selected, and a right-click context menu is open. The menu options include 'Properties...', 'Hierarchy Update', 'Refresh Hierarchy', 'IP Hierarchy', 'Copy Constraints Set...', 'Edit Constraints Sets...', 'Edit Simulation Sets...', and 'Add Sources...'. The 'Add Sources...' option is highlighted with a red box. Below the 'Sources' window is the 'Source File Properties' window for 'lab01.vhd', which is 'Enabled' and located at 'C:/Users/s1155095176/Downloads/lab01/lab01.srscs/'.


The 'Project Summary' window on the right shows the 'lab01.vhd' file. The code content is as follows:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity lab01 is
5      Port (
6          A: in std_logic;
7          B: in std_logic;
8          C: out std_logic
9      );
10 end lab01;
11
12 architecture Behavioral of lab01 is
13
14     begin
15         C <= A AND B;
16
17     end Behavioral;
18
```


Step 4: Write a Testbench



- Select “Add or Create Simulation Sources” -> “Next”



Step 4: Write a Testbench



Step 4: Write a Testbench



- If you see this box, just click “OK”

The image shows the 'Define Module' dialog box in Vivado. It contains instructions on how to define a module and specify I/O ports. The 'Module Definition' section has fields for 'Entity name' (tb_lab01) and 'Architecture name' (Behavioral). The 'I/O Port Definitions' section has a table with columns for Port Name, Direction, Bus, MSB, and LSB. The 'OK' button is highlighted with a red rectangle.

Define a module and specify I/O Ports to add to your source file.
For each port specified:
MSB and LSB values will be ignored unless its Bus column is checked.
Ports with blank names will not be written.

Module Definition

Entity name:

Architecture name:

I/O Port Definitions

Port Name	Direction	Bus	MSB	LSB
	in	<input type="checkbox"/>	0	0

OK Cancel

Step 4: Write a Testbench



- The testbench file will not be generated automatically
- An easy way is to use Testbench Template Generator
 1. Visit <https://vhdl.lapinoo.net/testbench/>
 2. **Paste your source code into it**, and the website will generate the testbench file for you
 - ✓ Select **"No clock generation"**
 - ✓ Select **"No reset generation"**
 3. **Copy the content generated by the website, and replace the content on tb_lab01.vhd**

Step 4: Write a Testbench



- Make sure that the entity name (i.e., tb_lab0) in the testbench file matches the testbench file name

The screenshot shows the Vivado IDE interface. On the left, the 'Sources' window displays the project hierarchy. Under 'Simulation Sources', the file 'tb_lab01 - tb) (tb_lab01.vhd) (1)' is highlighted with a red box. Below it, the 'Source File Properties' window for 'tb_lab01.vhd' is shown, indicating it is enabled and located at 'C:/Users/s1155095176/Downloads/lab01/lab01.srcs/sim_1/new1'. On the right, the 'Project Summary' window shows the testbench code in 'tb_lab01.vhd'. The code includes a comment about automatic generation, followed by library declarations and the definition of the testbench entity 'tb_lab01'. A red box highlights the line 'entity tb_lab01 is', and a red arrow points from the highlighted file in the Sources window to this line, with the word 'Match' written next to the arrow.

```
-- Testbench automatically generated online
-- at https://vhdl.lapinoo.net
-- Generation date : 12.1.2024 10:30:42 UTC

library ieee;
use ieee.std_logic_1164.all;

entity tb_lab01 is
end tb_lab01;

architecture tb of tb_lab01 is

    component lab01
        port (A : in std_logic;
              B : in std_logic;
              C : out std_logic);
    end component;

    signal A : std_logic;
    signal B : std_logic;
    signal C : std_logic;

begin

    dut : lab01
        port map (A => A,
```


Step 4: Write a Testbench



- Finish the *stimuli* process with one style below

```
26     port map (A => A,  
27               B => B,  
28               C => C);  
29  
30     stimuli : process  
31     begin  
32         -- EDIT Adapt initialization as needed  
33         A <= '0';  
34         B <= '0';  
35         wait for 100ns;  
36         A <= '0';  
37         B <= '1';  
38         wait for 100ns;  
39         A <= '1';  
40         B <= '0';  
41         wait for 100ns;  
42         A <= '1';  
43         B <= '1';  
44         wait for 100ns;  
45  
46         wait;  
47     end process;  
48  
49 end tb;
```

Style 1 (Simpler)
(copyable version on the next slide)

```
30     stimuli : process  
31     begin  
32         -- EDIT Adapt initialization as needed  
33         A <= '0';  
34         B <= '0';  
35         wait for 100ns;  
36         assert(C = '0')  
37         report "Test failed for input 00" severity error;  
38  
39         A <= '0';  
40         B <= '1';  
41         wait for 100ns;  
42         assert(C = '0')  
43         report "Test failed for input 01" severity error;  
44  
45         A <= '1';  
46         B <= '0';  
47         wait for 100ns;  
48         assert(C = '0')  
49         report "Test failed for input 10" severity error;  
50  
51         A <= '1';  
52         B <= '1';  
53         wait for 100ns;  
54         assert(C = '1')  
55         report "Test failed for input 11" severity error;  
56  
57         wait;  
58     end process;
```

Style 2
(With assertion)

Step 4: Write a Testbench



- Testbench Style 1

```
stimuli : process
begin
    A <= '0';
    B <= '0';
    wait for 100ns;
    A <= '0';
    B <= '1';
    wait for 100ns;
    A <= '1';
    B <= '0';
    wait for 100ns;
    A <= '1';
    B <= '1';
    wait for 100ns;
    wait;
end process;
```

You can copy this

Step 4: Write a Testbench



- Why Style 2 ?

The screenshot displays the Vivado IDE interface. On the left, the 'Hierarchy' pane shows the project structure, and the 'Properties' pane for 'tb_lab01.vhd' shows it is enabled and of type 'VHDL'. The main editor shows the testbench code for 'tb_lab01'. A red box highlights the initialization of signals A and B to '1' and the assertion of signal C to '0'. The simulation results in the 'Tcl Console' pane show an error message: 'Error: Test failed for input 11'. A red box highlights this error message. A red text annotation points to the error message, stating: 'It could print something if anything went wrong'.


```
48     assert(C = '0')
49     report "Test failed for input 10" severity error;
50
51     A <= '1';
52     B <= '1';
53     wait for 100ns;
54     assert(C = '0')
55     report "Test failed for input 11" severity error;
56
57     wait;
58     end process;
59
60 end tb;
61
62 -- Configuration block below is required by some simulators. Usually no need to edit.
63
64 configuration cfg_tb_lab01 of tb_lab01 is
65     for tb
```

```
# }
# }
# run 1000ns
Error: Test failed for input 11
Time: 400 ns Iteration: 0 Process: /tb_lab01/stimuli File: C:/Users/s1155095176/Downloads/lab01/lab01.srcs/sim_1/new/tb_lab01.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_lab01_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2514.852 ; gain = 14.949
close_sim
```

Step 5: Run Simulation







- Click “Run simulation” and select “Run Behavioral Simulation”



Step 5: Run Simulation



- Verify the output(s) by checking all possible input(s)
 - Click  first, and use   to adjust the timeline
 - If everything is alright, click X to exit



A	0	0	1	1
B	0	1	0	1
C	0	0	0	1

IV. Lab01 Task

Lab01: 2-bit Comparator



- **Objectives and Aims:**
 - Get familiar with VHDL and Vivado
- **Requirements:**
 1. Create a new project named “**lab01**”
 2. Implement a **2-bit comparator** using VHDL
 - 3 outputs are required (Both are std_logic)
 - **less**: When $A < B$, the output would be 1, otherwise 0
 - **equal**: When $A = B$, the output would be 1, otherwise 0
 - **greater**: When $A > B$, the output would be 1, otherwise 0
 - Hint: Refer the 4-bit comparator in Lec01 (Page 31)
 3. Write a **testbench** file to test **all possible** input(s)
 4. Run the **behavioral simulation** and screen capture the resulting waveform

- **For 2.**

One possible solution is using when else syntax

```
less <= '1' when (A < B) else '0';  
equal <= '1' when (A = B) else '0';  
greater <= '1' when (A > B) else '0';
```

- **For 3.**


You can check all test cases with an Excel spreadsheet

	A <= "00";	A <= "01";	A <= "10";	A <= "11";
B <= "00";				
B <= "01";				
B <= "10";				
B <= "11";				


Lab01: 2-bit Comparator



- One possible problem: The simulation might stop earlier than you expect




- Solution 1: Shorter the wait time (wait for 100ns -> 10ns)
- Solution 2:
 - Change to a longer duration
 - Click “Restart” then “Run All”




Lab01: 2-bit Comparator



- A sample simulation result of 2-bit comparator



Lab01: Submission File Checklist



Where to find the .vhd?

```
{Project Folder}
→ {Project Name}.srcs
  → sources_1
  → new
  → {source_code}.vhd
```

And

```
  → sim_1
  → new
  → {testbench}.vhd
```

• Submission Rule:

1. Submit **the zip file following the above format** to [Blackboard](#)

Deadline: **12:30 on 22 Jan. 2025**

➤ **Late submission is NOT acceptable (unless otherwise approved)**



香港中文大學
The Chinese University of Hong Kong

Thank You!

