



香港中文大學

The Chinese University of Hong Kong

*CENG3430 Rapid Prototyping of Digital Systems*

**Lecture 01:**

**Introduction to VHDL (Rev.)**

**Ming-Chang YANG**

[mcyang@cse.cuhk.edu.hk](mailto:mcyang@cse.cuhk.edu.hk)



- Basic Structure of a VHDL Module
  - 1) Library Declaration
  - 2) Entity Declaration
    - External Signal (I/O Pins)
    - Resolved Logic Concept
  - 3) Architecture Body
    - Built-in Operators
    - Internal Signal
    - Design Methods
      - ① Data Flow Design (*use “concurrent statement”*)
        - ✓ Design Constructions: `when-else`, `with-select-when`
      - ② Behavioral Design (*use “**process**”*)
        - ✓ Design Constructions: `if-then-else`, `case-when`, `for`
      - ③ Structural Design (*use “**port map**”*)
- Concurrent vs. Sequential Statements

## A VHDL file

### 1) Library Declaration


```
library IEEE;  
use IEEE.std_logic_1164.all;  
use IEEE.std_logic_arith.all;  
use IEEE.std_logic_unsigned.all;
```

### 2) Entity Declaration

*Define the signals that can be seen outside externally (I/O pins)*


### 3) Architecture Body

*Define the internal signals and operations of the desired function*




# Example: 4-bit Comparator in VHDL (1/2)

- Schematic Circuit of a 4-bit Comparator**



\*Recall: Exclusive NOR (XNOR)

- When  $A=B$ , Output  $Y = 0$
- Otherwise, Output  $Y = 1$



*Truth Table*

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

# Example: 4-bit Comparator in VHDL (2/2)

- Code of 4-bit Comparator in VHDL:

eqcomp4.vhd

**Library  
Declaration**

```
1  -- the code starts here , "a comment"  
2  library IEEE;  
3  use IEEE.std_logic_1164.all;
```

**Entity  
Declaration**

```
4  entity eqcomp4 is  
5  port (a, b: in std_logic_vector(3 downto 0);  
6         equals: out std_logic);  
7  end eqcomp4;
```

**Architecture  
Body**

```
8  architecture arch_eqcomp4 of eqcomp4 is  
9  begin  
10     equals <= '1' when (a = b) else '0';  
11     -- "comment line"  
12 end arch_eqcomp4;
```



- Basic Structure of a VHDL Module

- 1) Library Declaration

- 2) Entity Declaration

- External Signal (I/O Pins)
    - Resolved Logic Concept

- 3) Architecture Body

- Built-in Operators
    - Internal Signal
    - Design Methods

- ① Data Flow Design (*use “concurrent statement”*)

- ✓ Design Constructions: `when-else`, `with-select-when`

- ② Behavioral Design (*use “**process**”*)

- ✓ Design Constructions: `if-then-else`, `case-when`, `for`

- ③ Structural Design (*use “**port map**”*)

- Concurrent vs. Sequential Statements

# Entity Declaration



**entity** enclosed by the identifier **eqcomp4** (entered by the user)

**port** defines the external signals (i.e., I/O pins)

1 -- the code starts here , "a comment"

2 library IEEE;

3 use IEEE.std\_logic\_1164.all;

4 **entity** eqcomp4 is

5 **port** (a, b: in std\_logic\_vector(3 downto 0);

6 equals: out std\_logic);

7 end eqcomp4;

...

**a, b, equals** are the identifiers of external signals

**std\_logic, std\_logic\_vector** are the logic types of external signals

**in, out** are the modes of external signals

Library  
Declaration

Entity  
Declaration

Architecture  
Body

- **Identifiers:** Used to **name** any object in VHDL
- **Naming Rules:**
  - 1) Made up of only alphabets, numbers, and underscores
  - 2) First character must be a letter
  - 3) Last character **CANNOT** be an underscore
  - 4) Two connected underscores are **NOT** allowed
  - 5) VHDL-reserved words are **NOT** allowed
  - 6) VHDL is **NOT** case sensitive
    - Txclk, Txclk, TXCLK, TxClk are all equivalent



# VHDL Reserved Words



abs  
access  
after  
alias  
all  
and  
architecture  
array  
assert  
attribute  
  
begin  
block  
body  
buffer  
bus  
  
case  
component  
configuration  
constant  
  
disconnect  
downto  
  
else  
elsif  
end  
entity  
exit

file  
for  
function  
  
generate  
generic  
guarded  
  
if  
impure  
in  
inertial  
inout  
is  
  
label  
library  
linkage  
literal  
loop  
  
map  
mod  
  
nand  
new  
next  
nor  
not  
null

of  
on  
open  
or  
others  
out  
  
package  
port  
postponed  
procedure  
process  
pure  
  
range  
record  
register  
reject  
rem  
report  
return  
rol  
ror

select  
severity  
shared  
signal  
sla  
sll  
sra  
srl  
subtype  
  
then  
to  
transport  
type  
  
unaffected  
units  
until  
use  
  
variable  
  
wait  
when  
while  
with  
  
xnor  
xor

# Class Exercise 1.1



- Determine whether the following identifiers are legal or not. If not, please give your reasons.
  - tx\_clk
  - \_tx\_clk
  - Three\_State\_Enable
  - 8B10B
  - sel7D
  - HIT\_1124
  - large#number
  - link\_\_bar
  - select
  - rx\_clk\_

# External Signals (I/O Pin)



- An **external signal** (or I/O pin) is a physical wire that can carry logic information.

Library  
Declaration

```
1  -- the code starts here , "a comment"  
2  library IEEE;  
3  use IEEE.std_logic_1164.all;
```

Entity  
Declaration

```
4  entity eqcomp4 is  
5  port (a, b: in std_logic_vector(3 downto 0);  
6        equals: out std_logic);  
7  end eqcomp4;
```


Architecture  
Body

...

**a, b, equals** are the identifiers of external signals

**std\_logic, std\_logic\_vector** are the logic types of external signals

**in, out** are the modes of external signals



# “Modes” of I/O Pins (1/2)




- Modes of I/O pin must be explicitly specified in **port** of entity declaration:

Example:

```
entity eqcomp4 is
  port (a, b: in std_logic_vector(3 downto 0);
        equals: out std_logic);
end eqcomp4;
```

- There are 4 available modes of I/O pins:
  - 1) **in**: Data flows **in** only
  - 2) **out**: Data flows **out** only (cannot be read back by the entity)
  - 3) **inout**: Data flows **bi-directionally** (i.e., in or out)
  - 4) **buffer**: Similar to **out** but it can be **read back** by the entity


# “Modes” of I/O Pins (2/2)



# “Types” of I/O Pins (1/2)



- In VHDL, many **logic types** are eligible for signals:



# “Types” of I/O Pins (2/2)



- The primary data types include:
  - **bit**: logic ‘1’ or ‘0’ **only**
  - **bit\_vector**: a group of “**bit**”, e.g., “0111”
  - **std\_logic**: 9-valued standard logic (IEEE standard 1164)
    - E.g., equals: out **std\_logic**;

‘U’	Uninitialized	‘–’	Don’t care
‘X’	Forcing unknown	‘W’	Weak unknown
‘0’	Forcing 0	‘L’	Weak 0
‘1’	Forcing 1	‘H’	Weak 1
‘Z’	High impedance (or floating state)		

- **std\_logic\_vector**: a group of “**std\_logic**”
  - E.g., a, b: in **std\_logic\_vector**(3 downto 0);
    - Each of a(3), a(2), a(1), a(0) is a **std\_logic** signal.

# IEEE 1164: 9-valued Logic Standard



- 'U': Uninitialized
- 'X': **Forcing** Unknown
- '0': **Forcing** 0
- '1': **Forcing** 1
- 'Z': High Impedance (Float)
- 'W': Weak Unknown
- 'L': Weak 0
- 'H': Weak 1
- '-': Don't care

**VHDL Resolution Table**

	<b>U</b>	<b>X</b>	<b>0</b>	<b>1</b>	<b>Z</b>	<b>W</b>	<b>L</b>	<b>H</b>	<b>-</b>
<b>U</b>	U	U	U	U	U	U	U	U	U
<b>X</b>	U	X	X	X	X	X	X	X	X
<b>0</b>	U	X	0	X	0	0	0	0	X
<b>1</b>	U	X	X	1	1	1	1	1	X
<b>Z</b>	U	X	0	1	Z	W	L	H	X
<b>W</b>	U	X	0	1	W	W	W	W	X
<b>L</b>	U	X	0	1	L	W	L	W	X
<b>H</b>	U	X	0	1	H	W	W	H	X

- Rule: When 2 signals meet, the **forcing** signal dominates.



- Basic Structure of a VHDL Module

- 1) Library Declaration

- 2) Entity Declaration

- External Signal (I/O Pins)
    - Resolved Logic Concept

- 3) Architecture Body

- Built-in Operators
    - Internal Signal
    - Design Methods

- ① Data Flow Design (*use “concurrent statement”*)

- ✓ Design Constructions: `when-else`, `with-select-when`

- ② Behavioral Design (*use “**process**”*)

- ✓ Design Constructions: `if-then-else`, `case-when`, `for`

- ③ Structural Design (*use “**port map**”*)

- Concurrent vs. Sequential Statements

# Resolved Logic Concept




- **Resolved Logic** (Multi-value Signal): Multiple outputs can be connected together to drive a signal.
  - The **resolution function** is used to determine how multiple values from different sources (drivers) for a signal will be reduced to one value.

- **Single-value Signal Assignment:**

```
signal a, c: bit;
```

```
c <= a;
```




- **Multi-value Signal Assignment:**

```
signal a, b, c: bit;
```


```
c <= a;
```

```
c <= b;
```

← We need to “resolve” it!



# std\_logic vs. std\_ulogic (1/2)



- `std_logic`: a type of **resolved logic**, that means a signal can be driven by 2 inputs.
- `std_ulogic` ("**u**" means unresolved): a type of **unresolved logic**, that means a signal **CANNOT** be driven by 2 inputs.

# std\_logic vs. std\_ulogic (2/2)



- How to use it?

```
library IEEE;
```

```
use IEEE.std_logic_1164.all;
```

```
entity
```

```
architecture
```

# Class Exercise 1.2



- How many input/output pins are defined in *eqcomp4*?

```
1  -- the code starts here , "a comment"
```

Library  
Declaration

```
2  library IEEE;
```

```
3  use IEEE.std_logic_1164.all;
```

Entity  
Declaration

```
4  entity eqcomp4 is
```

```
5    port (a, b: in std_logic_vector(3 downto 0);
```

```
6           equals: out std_logic);
```

```
7  end eqcomp4;
```

Architecture  
Body

```
...
```



- Basic Structure of a VHDL Module

- 1) Library Declaration

- 2) Entity Declaration

- External Signal (I/O Pins)
    - Resolved Logic Concept

- 3) Architecture Body

- Built-in Operators
    - Internal Signal
    - Design Methods

- ① Data Flow Design (*use “concurrent statement”*)

- ✓ Design Constructions: `when-else`, `with-select-when`

- ② Behavioral Design (*use “**process**”*)

- ✓ Design Constructions: `if-then-else`, `case-when`, `for`

- ③ Structural Design (*use “**port map**”*)

- Concurrent vs. Sequential Statements

# Architecture Body



- Architecture Body: Defines the internal of the chip

Example: the architecture body of the entity **eqcomp4**

```
architecture arch_eqcomp4 of eqcomp4 is
begin
    equals <= '1' when (a = b) else '0';
    -- "comment line"
end arch_eqcomp4;
```

- **arch\_eqcomp4**: the architecture identifier (entered by the user)
- **equals**, **a**, **b**: I/O pins defined in the entity declaration
- **begin ... end**: define the internal operation
- equals <= '1' when (a = b) else '0';
  - This is a “concurrent statement” (not “sequential statement”).
  - <= here means “signal assignment” (not “less than or equal”).
  - when-else is a “design construction”.
  - = is the **built-in “equal” operator**.

# Built-in Operators



- **Logical Operators:** `and`, `or`, `nand`, `nor`, `xor`, `xnor`, `not` have their usual meanings.
- **Relation Operators** (result is Boolean)
  - `=` equal
  - `/=` not equal
  - `<` less than
  - `<=` less than or equal
  - `>` greater than
  - `>=` greater than or equal
- **Logical Shift and Rotate**
  - `sll` shift left logical, fill blank with 0
  - `srl` shift right logical, fill blank with 0
  - `rol` rotate left logical, circular operation
    - E.g., “10010101” `rol` 3 is “10101100”
  - `ror` rotate right logical, circular operation





- Basic Structure of a VHDL Module

- 1) Library Declaration

- 2) Entity Declaration

- External Signal (I/O Pins)
    - Resolved Logic Concept

- 3) Architecture Body

- Built-in Operators
    - Internal Signal
    - Design Methods

- ① Data Flow Design (*use “concurrent statement”*)

- ✓ Design Constructions: `when-else`, `with-select-when`


- ② Behavioral Design (*use “**process**”*)

- ✓ Design Constructions: `if-then-else`, `case-when`, `for`

- ③ Structural Design (*use “**port map**”*)

- Concurrent vs. Sequential Statements

# Let's consider another example!



```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  entity nandgate is
4      port (in1, in2: in STD_LOGIC;
5            out1: out STD_LOGIC);
6  end nandgate;
7  architecture nandgate_arch of nandgate is
8      signal connect1: STD_LOGIC;
9  begin
10     connect1 <= in1 and in2;
11     out1 <= not connect1;
12 end nandgate_arch;
```

# Internal Signal



- The **entity** declares the external signals.
- The **architecture body** can also declare **signals** that will be used **internally**.

```
architecture nandgate_arch of nandgate is
```

```
-- Internal signals shall be declared here!
```

```
signal connect1: STD_LOGIC;
```

```
begin
```

```
...
```

```
end nandgate_arch;
```

– **Signal**: Represent physical wires

- E.g., **signal** s1: BIT := '1';

– **Constant**: Hold unchangeable values

- E.g., **constant** c1: BIT := '1';

```
signal SIG_NAME: <type> [:= <value>;
```

Note: Signals can be declared without initialized values.

- Examples:

- signal SIG\_NAME: STD\_LOGIC;

- Declared without initialized value

- signal SIG\_NAME: STD\_LOGIC := '1';

- Signals can be declared

- In the “port” of the entity declaration (as external signals);
  - Or in the architecture body (as internal signals).

```
constant CONST_NAME: <type> := <value>;
```

Note: Constants must be declared with initialized values.

- Examples:

- `constant CONST_NAME: STD_LOGIC := 'Z';`

- `constant CONST_NAME: STD_LOGIC_VECTOR (3 downto 0) := "0-0-";`

- ' - ' means “*don't care*” (recall [9-valued standard logic](#)).

- VHDL uses single quote ( ' ' ) for single bit literals and double quotes ( " " ) for bit vector literals.

- Constants can be declared in

- Anywhere allowed for declaration.



- Basic Structure of a VHDL Module

- 1) Library Declaration

- 2) Entity Declaration

- External Signal (I/O Pins)
    - Resolved Logic Concept

- 3) Architecture Body

- Built-in Operators
    - Internal Signal
    - Design Methods

- ① Data Flow Design (*use “concurrent statement”*)

- ✓ Design Constructions: `when-else`, `with-select-when`

- ② Behavioral Design (*use “**process**”*)


- ✓ Design Constructions: `if-then-else`, `case-when`, `for`

- ③ Structural Design (*use “**port map**”*)

- Concurrent vs. Sequential Statements

# ① Data Flow (Concurrent Statements)

- Data flow design uses “concurrent statements” rather than ~~“sequential statements” (see behavioral design)~~.
  - Concurrent statements can be **interchanged** freely.
  - The “exec. order” follows the circuit logic, **not** the “line order”.
    - The concurrent statement (i.e., signal assignment **<=**) will take place whenever any signal in the right-hand-side of statement changes.



```
7 architecture nandgate_arch of nandgate is
8   signal connect1: STD_LOGIC
9   begin
```

```
10       out1 <= not connect1; -- concurrent
```

```
11       connect1 <= in1 and in2; -- concurrent
```

```
12 end nandgate_arch;
```

# Class Exercise 1.3



- Draw the schematic circuit of this code:

```
1 library IEEE; --Vivado 14.4
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity abc is
4     port (a,b,c: in std_logic;
5           y: out std_logic);
6 end abc;
7 architecture abc_arch of abc is
8     signal x : std_logic;
9     begin
10         x <= a nor b;
11         y <= x and c;
12     end abc_arch;
```

**Answer:**



# Design Construction: when-else




```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity when_ex is
4 port (in1, in2 : in std_logic;
5       out1 : out std_logic);
6 end when_ex;
7 architecture when_ex_arch of when_ex is
8 begin
9     out1 <= '1' when in1 = '1' and in2 = '1' else '0';
10 end when_ex_arch;
```

**Condition based**

when **condition** is true then out1 <= '1'  
otherwise then out1 <= '0'

# Design Construction: with-select-when



```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity when_ex is
4 port (in1, in2 : in std_logic;
5       out1 : out std_logic);
6 end when_ex;
7 architecture when_ex_arch of when_ex is
8 begin
9     with in1 select ← Signal based
10         out1 <= in2 when '1', ← when in1='1' then out1 <= in2
11         '0' when others; ← when in1 = other cases
12                             then out1 <= '0'
13 end when_ex_arch;
```

# when-else VS. with-select-when



- Concurrent 1) when-else: **Condition** based

```
out1 <= '1' when in1 = '1' and in2 = '1' else '0';
```

when **in1='1' and in2='1'** then out1 <= '1', otherwise out <= '0'

- Concurrent 2) with-select-when: **Signal** based

```
with in1 select
```

```
out1 <= in2 when '1',    ← when in1='1' then out1 <= in2  
      '0' when others; ← when in1 = other cases  
                        then out1 <= '0'
```



- Basic Structure of a VHDL Module

- 1) Library Declaration

- 2) Entity Declaration

- External Signal (I/O Pins)
    - Resolved Logic Concept

- 3) Architecture Body

- Built-in Operators
    - Internal Signal
    - Design Methods

- ① Data Flow Design (*use “concurrent statement”*)

- ✓ Design Constructions: `when-else`, `with-select-when`

- ② Behavioral Design (*use “**process**”*)

- ✓ Design Constructions: `if-then-else`, `case-when`, `for`


- ③ Structural Design (*use “**port map**”*)

- Concurrent vs. Sequential Statements

## ② Behavioral Design (use “**process**”)



- Behavioral design uses “**sequential statements**”.
  - Just like a sequential program



- The main character is “**process (sensitivity list)**”.
- A **process** is executed when one (or more) of the signals in the **sensitivity list** changes.
- Statements inside a process are **sequentially executed**, but a **process** shall be treated as one **concurrent statement**!

# Recall: 4-bit Comparator Example

- Code of 4-bit Comparator in VHDL:

eqcomp4.vhd

**Library  
Declaration**

```
1  -- the code starts here , "a comment"  
2  library IEEE;  
3  use IEEE.std_logic_1164.all;
```

**Entity  
Declaration**

```
4  entity eqcomp4 is  
5  port (a, b: in std_logic_vector(3 downto 0);  
6        equals: out std_logic);  
7  end eqcomp4;
```

**Architecture  
Body**

```
8  architecture arch_eqcomp4 of eqcomp4 is  
9  begin  
10     equals <= '1' when (a = b) else '0';  
11     -- "comment line"  
12 end arch_eqcomp4;
```

# Reconstructed as Behavioral Design



```
library IEEE; --vivado14.4
use IEEE.STD_LOGIC_1164.ALL;
entity eqcomp4 is
port (a, b: in std_logic_vector(3 downto 0);
      equals: out std_logic);
end eqcomp4;
architecture behavioral of eqcomp4 is
begin
```

**process (a, b) ← Behavioral Design: Sequential within a “process”**

```
begin
```


```
    if a = b then
        equals <= '1';
    else
        equals <= '0';
    end if;
```

```
end process;
```

```
end behavioral;
```

**Sequential Execution:**  
Statements inside a process are sequentially executed.

# Design Construction: if-then-else



entity `if_ex` is

```
port(in1,in2: in std_logic;  
      out1: out std_logic);
```

end `if_ex`;

architecture `if_ex_arch` of `if_ex` is  
begin

```
process(in1, in2)  
begin
```

```
    if in1 = '1' and in2 = '1' then  
        out1 <= '1';  
    else  
        out1 <= '0';  
    end if;
```

```
end process;
```

```
end if_ex_arch;
```

```
if (cond) then  
    statement;  
end if;
```

```
if (cond) then  
    statement1;  
else  
    statement2;  
end if;
```

```
if (cond1) then  
    statement1;  
elsif (cond2) then  
    statement2;  
elsif ...  
    ...  
else  
    statementn;  
end if;
```




# Design Construction: case-when



```
entity test_case is
  port ( in1, in2: in std_logic;
         out1: out std_logic);
end test_case;

architecture case_arch of test_case is
  signal b : std_logic_vector (1 downto 0);
begin
```



```
  process (b)
  begin
```

```
    case b is
      when "11" => out1 <= '1';
      when others => out1 <= '0';
    end case;
```

*"11" means case "11"*


*=> means "implies" not "bigger"*

*All cases must be present:  
Use **others** to complete all cases*

```
  end process;
  b <= in1 & in2; -- & is the concatenate operator
end case_arch;
```

# Design Construction: loop (1/2)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity for_ex is
port (in1: in std_logic_vector(3 downto 0);
      out1: out std_logic_vector(3 downto 0));
end for_ex;
architecture for_ex_arch of for_ex is
begin
```



```
    process (in1)          for-loop
    begin
        for i in 0 to 3 loop
            out1(i) <= not in1(i);
        end loop;
    end process;
```

```
    process (in1)          while-loop
    variable i: integer := 0;
    begin
        i := 0;
        while i < 4 loop
            out1(i) <= not in1(i);
            i := i + 1;
        end loop;
    end process;
```

```
end for_ex_arch;
```

# Design Construction: loop (2/2)



- for-loop

```
for i in 0 to 3 loop  
    out1(i) <= not in1(i);  
end loop;
```

- No need to declare the loop index (e.g., i).
  - It is implicitly declared within the loop.
  - It may not be modified within the loop (e.g., i := i-1;).
- for-loop is generally **supported** for synthesis.

- while-loop

```
variable i: integer:=0;  
...  
while i < 4 loop  
    out1(i) <= not in1(i);  
    ...  
end loop;
```

- The while loop repeats if the condition tested is true.
  - The condition is tested before each iteration.
- while-loop is supported by **some** logic synthesis tools with **restrictions**.

[https://www.ics.uci.edu/~jmoorkan/vhdlref/for\\_loop.html](https://www.ics.uci.edu/~jmoorkan/vhdlref/for_loop.html)  
<https://www.ics.uci.edu/~jmoorkan/vhdlref/while.html>

# Variable Object



**variable VAR\_NAME: <type> [:= <value>];**

Note: Variables can be declared without initialized values.

- Examples:

- variable VAR\_NAME: STD\_LOGIC;

- Declared without initialized value

- variable VAR\_NAME : STD\_LOGIC := '1';

- Variables can only be declared/used **within** process.
- Variables are used only by programmers for **internal representation** (less direct relationship to hardware, e.g., loop index).

# Signal vs. Variable Assignment



- Both **signals** and **variables** can be declared with (using the same syntax `:=`) or without initiation.
  - `signal SIG_NAME: <type> [:= <value>];`
  - `variable VAR_NAME: <type> [:= <value>];`
- Their values can be assigned after declaration.
  - Syntax of **signal** assignment:

`SIG_NAME <= <expression>;`

- Syntax of **variable** assignment:

`VAR_NAME := <expression>;`



- Basic Structure of a VHDL Module

- 1) Library Declaration

- 2) Entity Declaration

- External Signal (I/O Pins)
    - Resolved Logic Concept

- 3) Architecture Body

- Built-in Operators
    - Internal Signal
    - Design Methods

- ① Data Flow Design (*use “concurrent statement”*)

- ✓ Design Constructions: when-else, with-select-when

- ② Behavioral Design (*use “**process**”*)

- ✓ Design Constructions: if-then-else, case-when, for

- ③ Structural Design (*use “**port map**”*)


- Concurrent vs. Sequential Statements

### ③ Structural Design (use “port map”)



- **Structural Design:** Like a circuit but describe it by text.

Top-level  
Module



Connected by **port map** in the architecture body of the top-level design module

- **Design Steps:**

**Step 1:** Create **entities**



**Step 2:** Create **components** from **entities**

**Step 3:** Use “**port map**” to relate the components

# Step 1: Create Entities



```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity and2 is
4 port (a,b: in STD_LOGIC;
5       c: out STD_LOGIC );
6 end and2;
7 architecture and2_arch of and2 is
8 begin
9   c <= a and b; -- concurrent
10 end and2_arch;
11 -----
12 library IEEE;
13 use IEEE.STD_LOGIC_1164.ALL;
14 entity or2 is
15 port (a,b: in STD_LOGIC;
16       c: out STD_LOGIC );
17 end or2;
18 architecture or2_arch of or2 is
19 begin
20   c <= a or b; -- concurrent
21 end or2_arch;
```





# Step 2: Create Components



```
component and2 --create components--
```

```
    port (a, b: in std_logic; c: out std_logic);
```



```
end component;
```

```
component or2 --create components--
```

```
    port (a, b: in std_logic; c: out std_logic);
```

```
end component;
```

```
signal con1_signal: std_logic; --internal signal--  
                                -- (optional) --
```



# Step 3: Connect Components



label1 & label2 are line labels (**required**).

```
begin
```

```
→ label1: and2 port map (in1, in2, inter_sig);
```

```
→ label2: or2 port map (inter_sig, in3, out1);
```

```
end test_arch;
```

**port map** can be considered as a concurrent statement, so these lines can be interchanged for the same circuit design.



# Put Together: A Running Example



```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity and2 is
4 port (a,b: in STD_LOGIC;
5       c: out STD_LOGIC );
6 end and2;
7 architecture and2_arch of and2 is
8 begin
9     c <= a and b;
10 end and2_arch;
```

Step 1

```
11 -----
12 library IEEE;
13 use IEEE.STD_LOGIC_1164.ALL;
14 entity or2 is
15 port (a,b: in STD_LOGIC;
16       c: out STD_LOGIC );
17 end or2;
18 architecture or2_arch of or2 is
19 begin
20     c <= a or b;
21 end or2_arch;
```

Step 1

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 -----
4 entity test is
5 port ( in1: in STD_LOGIC; in2: in STD_LOGIC;
6       in3: in STD_LOGIC;
7       out1: out STD_LOGIC );
8 end test;
9 architecture test_arch of test is
10 component and2 --create component
11 port (a,b: in std_logic; c: out std_logic);
12 end component ;
13 component or2 --create component
14 port (a,b: in std_logic; c: out std_logic);
15 end component ;
16 signal inter_sig: std_logic;
17 begin
18     label1: and2 port map (in1, in2, inter_sig);
19     label2: or2 port map (inter_sig, in3, out1);
20 end test_arch;
```

Top-level Module

Step 2

Step 3



# “Positional” vs. “Nominal” port map



## Step 2: Create Components

**component** and2

```
port (a, b: in std_logic;  
      c: out std_logic);
```

end **component**;

**component** or2

```
port (a, b: in std_logic;  
      c: out std_logic);
```

end **component**;



## Step 3: Connect Components

- “Positional” port map: *Mapping at “exact” port location*

```
l1: and2 port map (in1, in2, inter_sig);
```

```
l2: or2 port map (inter_sig, in3, out1);
```

- “Nominal” port map: *Mapping by “name” (less error-prone)*

```
l1: and2 port map (in1 => a, in2 => b, inter_sig => c);
```

```
l2: or2 port map (inter_sig => a, in3 => b, out1 => c);
```

# Another Running Example



```
entity test_andand2 is
port ( in1: in STD_LOGIC;
      in2: in STD_LOGIC;
      in3: in STD_LOGIC;
      out1: out STD_LOGIC
);
```

```
end test_andand2;
```

```
architecture test_andand2_arch of test_andand2 is
```

```
component and2
```


```
port (a, b: in std_logic; c: out std_logic);  
end component ;
```

```
signal inter_sig: std_logic;
```

```
begin
```

```
label1: and2 port map (in1, in2, inter_sig);  
label2: and2 port map (inter_sig, in3, out1);
```

```
end test_andand2_arch;
```



No need to create the component for the same entity for several times

But you can use the component multiple times

# Class Exercise 1.4



- Draw the schematic diagram for the statements:

```
i label_u0: and2 port map (a, c, x);  
ii label_u1: or2 port map (b, x, y);
```

- When will Lines i and ii be executed?

- Answer:

– Line i: \_\_\_\_\_

– Line ii: \_\_\_\_\_



- Basic Structure of a VHDL Module

- 1) Library Declaration

- 2) Entity Declaration

- External Signal (I/O Pins)
    - Resolved Logic Concept

- 3) Architecture Body

- Built-in Operators
    - Internal Signal
    - Design Methods

- ① Data Flow Design (*use “concurrent statement”*)

- ✓ Design Constructions: `when-else`, `with-select-when`

- ② Behavioral Design (*use “**process**”*)

- ✓ Design Constructions: `if-then-else`, `case-when`, `for`

- ③ Structural Design (*use “**port map**”*)

- Concurrent vs. Sequential Statements

# Concurrent vs. Sequential Statements

- **Concurrent Statement**

- 1) Statements inside the architecture body can be executed **concurrently**, except statements enclosed by a **process**.
- 2) Every statement will be executed once whenever any signal in the right-hand-side of statement changes.

- **Sequential Statement**

- 1) Statements within a **process** are executed **sequentially**, and the result is obtained when the process is complete.
- 2) **process (sensitivity list)**: Whenever any signals in the sensitivity list changes its state, the process executes once.
- 3) “One” **process** shall be treated as “one” **concurrent statement** in the architecture body.



# Con. vs. Seq. Design Constructions



- **Concurrent:** Statements that can be stand-alone
  - 1) `when-else`
  - 2) `with-select-when`


Concurrent: **OUTSIDE** process
- **Sequential:** Statements inside the **process**
  - 1) `if-then-else`
  - 2) `case-when`
  - 3) `for-in-to-loop`

Sequential – **INSIDE** process

# Concurrent with Sequential



```
1 library IEEE; --vivado14.4 ok
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity conc_ex is
4 port (in1,in2,in3: in std_logic;
5       out1,out2 : inout std_logic);
6 end conc_ex;
7 architecture for_ex_arch of conc_ex is
8 begin
```



```
9 process (in1, in2)
10 begin
11     out1 <= in1 and in2;
12 end process;
```

```
13 out2 <= out1 and in3; -- concurrent statement
```


```
14 end for_ex_arch;
```

The process (9-12) and  
**line 13** are concurrent  
and can be interchanged!

# Class Exercise 1.5



- Use **structural**, **data flow**, and **behavioral** designs to implement the following circuit in VHDL:



- Basic Structure of a VHDL Module
  - 1) Library Declaration
  - 2) Entity Declaration
    - External Signal (I/O Pins)
    - Resolved Logic Concept
  - 3) Architecture Body
    - Built-in Operators
    - Internal Signal
    - Design Methods
      - ① Data Flow Design (*use “concurrent statement”*)
        - ✓ Design Constructions: `when-else`, `with-select-when`
      - ② Behavioral Design (*use “**process**”*)
        - ✓ Design Constructions: `if-then-else`, `case-when`, `for`
      - ③ Structural Design (*use “**port map**”*)
- Concurrent vs. Sequential Statements