



# ST7735R

# 262K Color Single-Chip TFT Controller/Driver

#### 1 Introduction

The ST7735R is a single-chip controller/driver for 262K-color, graphic type TFT-LCD. It consists of 396 source line and 162 gate line driving circuits. This chip is capable of connecting directly to an external microprocessor, and accepts Serial Peripheral Interface (SPI), 8-bit/9-bit/18-bit parallel interface. Display data can be stored in the on-chip display data RAM of 132 x 162 x 18 bits. It can perform display data RAM read/write operation with no external operation clock to minimize power consumption. In addition, because of the integrated power supply circuits necessary to drive liquid crystal, it is possible to make a display system with fewer components.

#### 2 Features

Single chip TFT-LCD Controller/Driver with RAM On-chip Display Data RAM (i.e. Frame Memory)  $132 (H) \times RGB \times 162 (V)$  bits

#### **LCD Driver Output Circuits:**

Source Outputs: 132 RGB channels Gate Outputs: 162 channels Common electrode output

#### **Display Colors (Color Mode)**

Full Color: 262K, RGB=(666) max., Idle Mode OFF Color Reduce: 8-color, RGB=(111), Idle Mode ON

# Programmable Pixel Color Format (Color Depth) for Various Display Data input Format

12-bit/pixel: RGB=(444) using the 384k-bit frame memory and LUT

16-bit/pixel: RGB=(565) using the 384k-bit frame memory

and LUT

18-bit/pixel: RGB=(666) using the 384k-bit frame memory

and LUT

#### **Various Interfaces**

Parallel 8080-series MCU Interface (8-bit, 9-bit, 16-bit & 18-bit) Parallel 6800-series MCU Interface (8-bit, 9-bit, 16-bit & 18-bit) 3-line serial interface 4-line serial interface

#### **Display Features**

Support both normal-black & normal-white LC Software programmable color depth mode

#### **Built-in Circuits**

DC/DC converter
Adjustable VCOM generation
Non-volatile (NV) memory to store initial register setting
Oscillator for display clock generation
Factory default value (module ID, module version, etc) are
stored in NV memory
Timing controller

#### **Built-in NV Memory for LCD Initial Register Setting**

7-bits for ID2 8-bits for ID3 7-bits for VCOM adjustment

#### Wide Supply Voltage Range

I/O Voltage (VDDI to DGND): 1.65V~3.7V (VDDI ≤ VDD) Analog Voltage (VDD to AGND): 2.3V~4.8V

#### **On-Chip Power System**

Source Voltage (GVDD to AGND): 3.15V~4.7V VCOM level (VCOM to AGND): -0.425V to -2.0V Gate driver HIGH level (VGH to AGND): +10.0V to +15V Gate driver LOW level (VGL to AGND): -13V to -7.5V

Operating Temperature: -30℃ to +85℃

ST7735R


Parallel Interface: 8080,6800(8-bit/9-bit/16-bit/18-bit)
Serial Interface: 3-line, 4-line

**ST** 


SITRONIX Technology Corp. reserves the right to change the contents in this document without prior notice.




# 3 Pad arrangement



## 3.1 Output Bump Dimension






Item	Symbol	Size
Bump pitch	А	16 um
Bump width	С	16 um
Bump height	Н	98 um
Bump gap1 (Vertical)	J	19 um
Bump gap2 (Horizontal)	К	16 um
Bump area	СхН	1568 um2
Chip Boundary (include scribe Lane)	L	59 um




## 3.2 Input Bump Dimension




Boundary (Include scribe Lane)

Item	Symbol	Size
Bump pitch 1	A1	72.5 um
Bump pitch 2	A2	60 um
Bump width 1	C1	38 um
Bump width 2	C2	33 um
Bump height	Н	88 um
Bump gap	К	17 um
Bump gap1	K1	22 um
Bump gap2	K2	34.5 um
Bump area 1	C1 X H	3344 um2
Bump area 2	C2 X H	2904 um2
Chip Boundary(include scribe Lane)	L	60 um


# 3.3 Alignment Mark Dimension





### 3.4 Chip Information

Chip size (um x um): 10080 x 670 PAD coordinate: pad center Coordinate origin: chip center Chip thickness (um): 300(TYP) Bump height (um): 12(TYP) Bump hardness (HV): 75(TYP)



# 4 Pad Center Coordinates

	Г		
No.	PAD Name	Х	Υ
_1	Dummy	-4750	-231
2	VDDIO	-4700	-231
3	EXTC	-4650	-231
4	DGNDO	-4600	-231
5	IM[0]	-4550	-231
6	VDDIO	-4500	-231
7	IM[1]	-4450	-231
8	DGNDO	-4400	-231
9	P68	-4350	-231
10	VDDIO	-4300	-231
11	TEST1P	-4250	-231
12	DGNDO	-4200	-231
13	TEST2P	-4150	-231
14	VDDIO	-4100	-231
15	SRGB	-4050	-231
16	DGNDO	-4000	-231
17	SMX	-3950	-231
18	VDDIO	-3900	-231
19	SMY	-3850	-231
20	DGNDO	-3800	-231
21	Dummy	-3750	-231
22	VDDIO	-3700	-231
23	Dummy	-3650	-231
24	DGNDO	-3600	-231
25	Dummy	-3550	-231
26	VDDIO	-3500	-231
27	Dummy	-3450	-231
28	DGNDO	-3400	-231
29	Dummy	-3350	-231
30	VDDIO	-3300	-231
31	LCM	-3250	-231
32	DGNDO	-3200	-231
33	Dummy	-3150	-231
34	VDDIO	-3100	-231
35	Dummy	-3050	-231
36	DGNDO	-3000	-231
37	GM[1]	-2950	-231
38	VDDIO	-2900	-231
39	GM[0]	-2850	-231
40	DGNDO	-2800	-231
41	Dummy	-2750	-231
42	GS	-2700	-231
43	SPI4W	-2650	-231
44	VDDIO	-2600	-231
45	TESTOP[8]	-2550	-231
46	TESTOP[7]	-2500	-231
47	TESTOP[6]	-2450	-231
48	TESTOP[5]	-2400	-231
49	TESTOP[4]	-2350	-231
50	osc	-2300	-231
	•		

No.	PAD Name	Х	Y
51	VDD	-2250	-231
52	VDD	-2200	-231
53	VDD	-2150	-231
54	VDD	-2100	-231
55	VDD	-2050	-231
56	VDD	-2000	-231
57	AGND	-1950	-231
58	AGND	-1900	-231
59	AGND	-1850	-231
60	AGND	-1800	-231
61	AGND	-1750	-231
62	AGND	-1700	-231
63	RDX	-1630	-231
64	D_CX	-1570	-231
65	TESEL	-1510	-231
66	DGNDO	-1450	-231
67	D[17]	-1390	-231
68	D[16]	-1330	-231
69	D[15]	-1270	-231
70	D[14]	-1210	-231
71	D[13]	-1150	-231
72	D[12]	-1090	-231
73	D[11]	-1030	-231
74	D[10]	-970	-231
75	D[9]	-910	-231
76	D[8]	-850	-231
77	D[1]	-790	-231
78	D[3]	-730	-231
79	D[5]	-670	-231
80	D[7]	-610	-231
81	TE	-550	-231
82	RESX		-231
	CSX	-490 430	
83 84	D[6]	-430	-231
85	D[4]	-370	-231
	D[2]	-310	-231
86	IM[2]	-250	-231
87	D[0]	-190	-231
88	WRX	-130	-231
89	Dummy	-70	-231
90	Dummy	0	-231
91	Dummy	50	-231
92		100	-231
93	Dummy TESTOP[3]	150	-231
94		200	-231
95	TESTOP[2] TESTOP[1]	250	-231
96		300	-231
97	DGND	350	-231
98	DGND DGND	400	-231
99		450	-231
100	DGND	500	-231

No.	PAD Name	х	Υ
101	DGND	550	-231
102	DGND	600	-231
103	VDDI	650	-231
104	VDDI	700	-231
105	VDDI	750	-231
106	VDDI	800	-231
107	VDDI	850	-231
108	VDDI	900	-231
109	VPP	950	-231
110		1000	-231
111	VPP	1050	-231
	GVDD	1100	-231
113	GVDD	1150	-231
114	GVDD	1200	-231
115	VCC	1250	-231
116	Dummy	1300	-231
117	Dummy	1350	-231
118	GVCL	1400	-231
119	Dummy	1450	-231
120	AVDD	1500	-231
	AVDD	1550	-231
	AVDD	1600	-231
123		1650	-231
124	AVDD	1700	-231
125	Dummy	1750	-231
	Dummy	1800	-231
	Dummy	1850	-231
	DummyR	1900	-231
	DummyR	1950	-231
	Dummy	2000	-231
	Dummy	2050	-231
	Dummy	2100	-231
133	Dummy	2150	-231
134	Dummy	2200	-231
	Dummy	2250	-231
	Dummy	2300	-231
	Dummy	2350	-231
	Dummy	2400	-231
	Dummy	2450	-231
	Dummy	2500	-231
	Dummy	2550	-231
	Dummy	2600	-231
	Dummy	2650	-231
	Dummy	2700	-231
145	Dummy	2750	-231
146	AGND	2800	-231
147	AGND	2850	-231
148	AGND	2900	-231
149	AVCL	2950	-231
150	AVCL	3000	-231
100			201

No.	PAD Name	Х	Υ
	AVCL		
151	Dummy	3050	-231
152	Dummy	3100	-231
153	Dummy	3150	-231
154		3200	-231
155	Dummy	3250	-231
156	Dummy	3300	-231
157	Dummy	3350	-231
158	Dummy	3400	-231
159	Dummy	3450	-231
160	Dummy	3500	-231
161	Dummy	3550	-231
162	Dummy	3600	-231
163	Dummy	3650	-231
164	Dummy	3700	-231
165	Dummy	3750	-231
166	Dummy	3800	-231
167	Dummy	3850	-231
168	Dummy	3900	-231
169	Dummy	3950	-231
170	VGL	4000	-231
171	VGL	4050	-231
172	VGL	4100	-231
173	VGH	4150	-231
174	Dummy	4200	-231
175	Dummy	4250	-231
176	Dummy	4300	-231
177	Dummy	4350	-231
178	Dummy	4400	-231
179	Dummy	4450	-231
180	Dummy	4500	-231
181	Dummy	4550	-231
182	VCOM	4600	-231
183	VCOM	4650	-231
184	VCOM	4700	-231
185	Dummy	4750	-231
186	Dummy	4772	110
187	Dummy	4756	227
188	G162	4740	110
189	G160	4724	227
190	G158	4708	110
191	G156	4692	227
192	G154	4676	110
193	G152	4660	227
194	G150	4644	110
195	G148	4628	227
196	G146	4612	110
197	G144	4596	227
198	G142	4580	110
199	G140	4564	227
200	G138	4548	110
200		4040	110

No.	PAD Name	Х	Υ
201	G136	4532	227
202	G134	4516	110
203	G132	4500	227
204	G130	4484	110
205	G128	4468	227
206	G126	4452	110
207	G124	4436	227
208	G122	4420	110
209	G120	4404	227
210	G118	4388	110
211	G116	4372	227
212	G114	4356	110
213	G112	4340	227
214	G110	4324	110
215	G108	4308	227
216	G106	4292	110
217	G104	4276	227
218	G102	4260	110
219	G100	4244	227
220	G98	4228	110
221	G96	4212	227
222	G94	4196	110
223	G92	4180	227
224	G90	4164	110
225	G88	4148	227
226	G86	4132	110
227	G84	4116	227
228	G82	4100	110
229	G80	4084	227
230	G78	4068	110
231	G76	4052	227
232	G74	4036	110
233	G72	4020	227
234	G70	4004	110
235	G68	3988	227
236	G66	3972	110
237	G64	3956	227
238	G62	3940	110
239	G60	3924	227
240	G58	3908	110
241	G56	3892	227
242	G54	3876	110
243	G52	3860	227
244	G50	3844	110
245	G48	3828	227
246	G46	3812	110
247	G44	3796	227
248	G42	3780	110
249	G40	3764	227
250	G38	3748	110
			• • •

251         G36         3732         227           252         G34         3716         110           253         G32         3700         227           254         G30         3684         110           255         G28         3668         227           256         G26         3652         110           257         G24         3636         227           258         G22         3620         110           259         G20         3604         227           260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3428         110           271         Dummy         3428<	No.	PAD Name	Х	Υ
252         G34         3716         110           253         G32         3700         227           254         G30         3684         110           255         G28         3668         227           256         G26         3652         110           257         G24         3636         227           258         G22         3620         110           259         G20         3604         227           260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3428         110           271         Dummy         3428         110           273         S396         3380	251	G36	3732	227
253         G32         3700         227           254         G30         3684         110           255         G28         3668         227           256         G26         3652         110           257         G24         3636         227           258         G22         3620         110           259         G20         3604         227           260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3428         110           272         S396         33	252	G34		
254         G30         3684         110           255         G28         3668         227           256         G26         3652         110           257         G24         3636         227           258         G22         3620         110           259         G20         3604         227           260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3428         110           273         S396         3380         227           274         S395         3				
255         G28         3668         227           256         G26         3652         110           257         G24         3636         227           258         G22         3620         110           259         G20         3604         227           260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3428         110           273         S396         3380         227           274         S395         3364         110           275         S394		000		
256         G26         3652         110           257         G24         3636         227           258         G22         3620         110           259         G20         3604         227           260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3428         110           272         Dummy         3349         227           274         S395         3364         110           275         S394         3348         227           276         S393 <t< td=""><td></td><td></td><td></td><td></td></t<>				
257         G24         3636         227           258         G22         3620         110           259         G20         3604         227           260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         <		G26		
258         G22         3620         110           259         G20         3604         227           260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3492         110           272         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3492         110           273         S396         3380         227           274         S395         3364         110           275         S394		G24		
259         G20         3604         227           260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3492         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3492         110           272         Dummy         3492         110           273         S396         3380         227           274         S395         3364         110           275         S394	258	G22		
260         G18         3588         110           261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3492         110           272         Dummy         3444         227           270         Dummy         3412         227           272         Dummy         3360         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392				
261         G16         3572         227           262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3360         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389				
262         G14         3556         110           263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3492         110           272         Dummy         3444         227           270         Dummy         3492         110           271         Dummy         3492         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390				
263         G12         3540         227           264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387				
264         G10         3524         110           265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386	262	G12		
265         G8         3508         227           266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385		G10		
266         G6         3492         110           267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384		_		
267         G4         3476         227           268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383 <td></td> <td></td> <td></td> <td></td>				
268         G2         3460         110           269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382<	200			
269         Dummy         3444         227           270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S38	201			
270         Dummy         3428         110           271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380	200			
271         Dummy         3412         227           272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S379         3108         110           291         S378<				
272         Dummy         3396         110           273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S379         3108         110           291         S378         3092         227           292         S377 </td <td></td> <td></td> <td></td> <td></td>				
273         S396         3380         227           274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377 <td></td> <td></td> <td></td> <td></td>				
274         S395         3364         110           275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S379         3108         110           291         S378         3092         227           292         S377         3076         110		_		
275         S394         3348         227           276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377         3076         110		_		
276         S393         3332         110           277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377         3076         110				
277         S392         3316         227           278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377         3076         110			3348	
278         S391         3300         110           279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377         3076         110			3332	
279         S390         3284         227           280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377         3076         110				227
280         S389         3268         110           281         S388         3252         227           282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377         3076         110	278			110
281     S388     3252     227       282     S387     3236     110       283     S386     3220     227       284     S385     3204     110       285     S384     3188     227       286     S383     3172     110       287     S382     3156     227       288     S381     3140     110       289     S380     3124     227       290     S379     3108     110       291     S378     3092     227       292     S377     3076     110			3284	227
282         S387         3236         110           283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377         3076         110			3268	110
283         S386         3220         227           284         S385         3204         110           285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377         3076         110	281	_	3252	227
284     S385     3204     110       285     S384     3188     227       286     S383     3172     110       287     S382     3156     227       288     S381     3140     110       289     S380     3124     227       290     S379     3108     110       291     S378     3092     227       292     S377     3076     110		_	3236	
285         S384         3188         227           286         S383         3172         110           287         S382         3156         227           288         S381         3140         110           289         S380         3124         227           290         S379         3108         110           291         S378         3092         227           292         S377         3076         110	283		3220	227
286     S383     3172     110       287     S382     3156     227       288     S381     3140     110       289     S380     3124     227       290     S379     3108     110       291     S378     3092     227       292     S377     3076     110	284		3204	
287     S382     3156     227       288     S381     3140     110       289     S380     3124     227       290     S379     3108     110       291     S378     3092     227       292     S377     3076     110	285		3188	227
288     S381     3140     110       289     S380     3124     227       290     S379     3108     110       291     S378     3092     227       292     S377     3076     110	286		3172	110
289     S380     3124     227       290     S379     3108     110       291     S378     3092     227       292     S377     3076     110			3156	227
290     S379     3108     110       291     S378     3092     227       292     S377     3076     110			3140	110
291 S378 3092 227 292 S377 3076 110	289	_	3124	227
292 S377 3076 110	290		3108	110
202 - 110	291		3092	227
00-0	292		3076	110
200 CCC 22:	293	S376	3060	227
294 S375 3044 110	294		3044	110
295 S374 3028 227	295	S374	3028	227
296 S373 3012 110	296	S373	3012	110
297 S372 2996 227	297	S372		
298 S371 2980 110		S371		
299 S370 2964 227		S370		
_	300	S369	2948	110

No.	PAD Name	Х	Υ
301	S368	2932	227
302	S367	2916	110
303	S366	2900	227
304	S365	2884	110
305	S364	2868	227
306	S363	2852	110
307	S362	2836	227
308	S361	2820	110
309	S360	2804	227
310	S359	2788	110
311	S358	2772	227
312	S357	2756	110
313	S356	2740	227
314	S355	2724	110
315	S354	2708	227
316	S353	2692	110
317	S352	2676	227
318	S351		110
319	S350	2660	
320	S349	2644	227
	S348	2628	110
321	S347	2612	227
322	S346	2596 2580	110 227
323 324	S345		
325	S344	2564	110
	S343	2548	227
326	S342	2532	110
327	S341	2516	227
328	S340	2500	110
329	S339	2484	227
330	S338	2468	110
331	S337	2452	227
332	S336	2436	110
333	S335	2420	227
334	S334	2404	110
335	S333	2388	227
336	S332	2372	110
337	S331	2356	227
338		2340	110
339	S330	2324	227
340	S329	2308	110
341	S328	2292	227
342	S327	2276	110
343	S326	2260	227
344	S325	2244	110
345	S324	2228	227
346	S323	2212	110
347	S322	2196	227
348	S321	2180	110
349	S320	2164	227
350	S319	2148	110

No.	PAD Name	X	Y
~ ~ .	S318	2132	227
	S317	2116	110
353	S316	2100	227
354		2084	110
355	S314	2068	227
356	S313	2052	110
357	S312	2036	227
358		2020	110
359	S310	2004	227
360	S309	1988	110
361	S308	1972	227
362	S307	1956	110
363	S306	1940	227
364	S305	1924	110
365	S304	1908	227
366	S303	1892	110
367	S302	1876	227
368	S301	1860	110
369	S300	1844	227
370	S299	1828	110
371	S298	1812	227
	S297	1796	110
373	S296	1780	227
374	S295	1764	110
375		1748	227
376	S293	1732	110
377	S292	1716	227
378	S291	1700	110
	S290	1684	227
380	S289	1668	110
381	S288	1652	227
382	S287	1636	110
383	S286	1620	227
384	S285	1604	110
385	S284	1588	227
386	S283	1572	110
387	S282	1556	227
388	S281	1540	110
	S280	1524	227
390	S279	1508	110
391	S278	1492	227
392	S277	1476	110
393		1460	227
394	S275	1444	110
395	S274	1428	227
396	S273	1412	110
397	S272	1396	227
398	S271	1380	110
399	S270	1364	227
400	S269	1348	110

No.	PAD Name	х	Υ
401	S268	1332	227
402	S267	1316	110
403	S266	1300	227
404	S265	1284	110
405	S264	1268	227
406	S263	1252	110
407	S262	1236	227
408	S261	1220	110
409	S260	1204	227
410	S259	1188	110
411	S258	1172	227
412	S257	1156	110
413	S256	1140	227
414	S255	1124	110
415	S254	1108	227
416	S253	1092	110
417	S252	1076	227
418	S251	1060	110
419	S250	1044	227
420	S249	1028	110
421	S248	1012	227
422	S247	996	110
423	S246	980	227
424	S245		
	S244	964	110
425	S243	948	227
426	S242	932	110
427 428	S241	916	227
429	S240	900	110
430	S239	884	227
	S238	868	110
431	S237	852	227
432 433	S236	836	110
	S235	820	227
434 435	S234	804	110
436	S233	788 772	227 110
437	S232	756	227
438	S231	740	110
	S230		
439 440	S229	724 708	227 110
441	S228	692	227
442	S227	676	110
443	S226	660	227
444	S225	644	
445	S224	628	110 227
446	S223	612	110
447	S222	596	227
448	S221	580	110
449	S220	564	227
450	S219	548	110
700	ı · <del>-</del>	J+0	110

No.	PAD Name	Х	Υ
451	S218	532	227
452	S217	516	110
453	S216	500	227
454	S215	484	110
455	S214	468	227
456	S213	452	110
457	S212	436	227
458	S211	420	110
459	S210	404	227
460	S209		110
	S208	388	227
461	S207	372	
462	S206	356	110
463	S205	340	227
464	S204	324	110
465	S204	308	227
466	S203	292	110
467	_	276	227
468	S201	260	110
469	S200	244	227
470	S199	228	110
471	Dummy	212	227
472	Dummy	196	110
473	Dummy	-196	110
474	Dummy	-212	227
475	S198	-228	110
476	S197	-244	227
477	S196	-260	110
478	S195	-276	227
479	S194	-292	110
480	S193	-308	227
481	S192	-324	110
482	S191	-340	227
483	S190	-356	110
484	S189	-372	227
485	S188	-388	110
486	S187	-404	227
487	S186	-420	110
488	S185	-436	227
489	S184	-452	110
490	S183	-468	227
491	S182	-484	110
492	S181	-500	227
493	S180	-516	110
494	S179	-532	227
495	S178	-548	110
496	S177	-564	227
497	S176	-580	110
498	S175	-596	227
499	S174	-612	110
	S173		
500	0170	-628	227

No.	PAD Name	х	Υ
	S172		
001	S172 S171	-644	110
-00-	S171	-660	227
	S169	-676	110
00.		-692	227
	S168	-708	110
000	S167	-724	227
507	S166	-740	110
508	S165	-756	227
509	S164	-772	110
	S163	-788	227
<u> </u>	S162	-804	110
	S161	-820	227
0.0	S160	-836	110
	S159	-852	227
	S158	-868	110
516	S157	-884	227
517	S156	-900	110
518	S155	-916	227
0.0	S154	-932	110
<u> </u>	S153	-948	227
<u> </u>	S152	-964	110
	S151	-980	227
	S150	-996	110
524	S149	-1012	227
525	S148	-1028	110
526	S147	-1044	227
527	S146	-1060	110
528	S145	-1076	227
529	S144	-1092	110
530	S143	-1108	227
531	S142	-1124	110
532	S141	-1140	227
533	S140	-1156	110
534	S139	-1172	227
535	S138	-1188	110
536	S137	-1204	227
537	S136	-1220	110
538	S135	-1236	227
539	S134	-1252	110
540	S133	-1268	227
541	S132	-1284	110
542	S131	-1300	227
543	S130	-1316	110
544	S129	-1332	227
545	S128	-1348	110
546	S127	-1364	227
547	S126	-1380	110
548	S125	-1396	227
549	S124	-1412	110
550	S123	-1428	227

No.	PAD Name	х	Υ
551	S122	-1444	110
552	S121	-1460	227
553	S120	-1476	110
554	S119	-1492	227
555	S118	-1508	110
556	S117	-1524	227
557	S116	-1540	110
558	S115	-1556	227
559	S114	-1572	110
560	S113	-1588	227
561	S112	-1604	110
562	S111	-1620	227
563	S110	-1636	110
564	S109	-1652	227
565	S108	-1668	110
566	S107	-1684	227
567	S106	-1700	110
568	S105	-1716	227
569	S104	-1732	110
570	S103	-1748	227
571	S102	-1764	110
572	S101	-1780	227
573	S100	-1796	110
574	S99	-1812	227
575	S98	-1828	110
576	S97	-1844	227
577	S96	-1860	110
578	S95	-1876	227
579	S94	-1892	110
580	S93	-1908	227
581	S92	-1924	110
582	S91	-1940	227
583	S90	-1956	110
584	S89	-1972	227
585	S88	-1988	110
586	S87	-2004	227
587	S86	-2020	110
588	S85	-2036	227
589	S84	-2052	110
590	S83	-2068	227
591	S82	-2084	110
592	S81	-2100	227
593	S80	-2116	110
594	S79	-2132	227
595	S78	-2148	110
596	S77	-2164	227
597	S76	-2180	110
598	S75	-2196	227
599	S74	-2130	110
600	S73	-2212	227
			LLI


No.	PAD Name	Х	Υ
601	S72	-2244	110
602	S71	-2260	227
603	S70	-2276	110
604	S69	-2292	227
605	S68	-2308	110
606	S67	-2324	227
607	S66	-2340	110
608	S65	-2356	227
609	S64	-2372	110
610	S63	-2388	227
611	S62	-2404	110
612	S61	-2420	227
613	S60	-2436	110
614	S59	-2452	227
615	S58		
	S57	-2468	110
616	S56	-2484	227
617	S55	-2500	110
618	S54	-2516	227
619	S53	-2532	110
620	S52	-2548	227
621	S51	-2564	110
622		-2580	227
623	S50	-2596	110
624	S49	-2612	227
625	S48	-2628	110
626	S47	-2644	227
627	S46	-2660	110
628	S45	-2676	227
629	S44	-2692	110
630	S43	-2708	227
631	S42	-2724	110
632	S41	-2740	227
633	S40	-2756	110
634	S39	-2772	227
635	S38	-2788	110
636	S37	-2804	227
637	S36	-2820	110
638	S35	-2836	227
639	S34	-2852	110
640	S33	-2868	227
641	S32	-2884	110
642	S31	-2900	227
643	S30	-2916	110
644	S29	-2932	227
645	S28	-2948	110
646	S27	-2964	227
647	S26	-2980	110
648	S25	-2996	227
649	S24	-3012	110
650	S23	-3028	227
550		JU20	

ì			
No.	PAD Name	X	Υ
651	S22	-3044	110
652	S21	-3060	227
653	S20	-3076	110
654	S19	-3092	227
655	S18	-3108	110
656	S17	-3124	227
657	S16	-3140	110
658	S15	-3156	227
659	S14	-3172	110
660	S13	-3188	227
661	S12	-3204	110
662	S11	-3220	227
663	S10	-3236	110
664	S9	-3252	227
665	S8	-3268	110
666	S7	-3284	227
667	S6	-3300	110
668	S5	-3316	227
669	S4	-3332	110
670	S3	-3348	227
671	S2	-3364	110
672	S1	-3380	227
673	Dummy	-3396	110
674	Dummy	-3412	227
675	Dummy	-3428	110
676	Dummy	-3444	227
677	G1	-3460	110
678	G3	-3476	227
679	G5	-3492	110
680	G7	-3508	227
681	G9	-3524	110
682	G11	-3540	227
683	G13	-3556	110
684	G15	-3572	227
685	G17	-3588	110
686	G19	-3604	227
687	G21	-3620	110
688	G23	-3636	227
689	G25	-3652	110
690	G27	-3668	227
691	G29	-3684	110
692	G31	-3700	227
693	G33	-3700 -3716	110
694	G35	-3716 -3732	227
695	G37	-3732 -3748	110
696	G39	-3764	227
697	G41		
	G43	-3780 3706	110
698	G45	-3796	227
699	G47	-3812	110
700	U <del>1</del> 1	-3828	227

No.	PAD Name	Х	Υ
701	G49	-3844	110
702	G51	-3860	227
703	G53	-3876	110
704	G55	-3892	227
705	G57	-3908	110
706	G59	-3924	227
707	G61	-3940	110
708	G63	-3956	227
709	G65	-3972	110
710	G67	-3988	227
711	G69	-4004	110
712	G71	-4020	227
713	G73	-4036	110
714	G75	-4052	227
715	G77	-4068	110
716	G79	-4084	227
717	G81	-4100	110
718	G83	-4116	227
719	G85	-4132	110
720	G87	-4148	227
721	G89	-4164	110
722	G91	-4180	227
723	G93	-4196	110
724	G95	-4212	227
725	G97	-4228	110
726	G99	-4244	227
727	G101	-4260	110
728	G103	-4276	227
729	G105	-4292	110
730	G107	-4308	227
731	G109	-4324	110
732	G111	-4340	227
733	G113	-4356	110
734	G115	-4372	227
735	G117	-4388	110
736	G119	-4404	227
737	G121	-4420	110
738	G123	-4436	227
739	G125	-4452	110
740	G127	-4468	227
741	G129	-4484	110
742	G131	-4500	227
743	G133	-4516	110
744	G135	-4532	227
745	G137	-4548	110
746	G139	-4564	227
747	G141	-4580	110
748	G143	-4596	227
749	G145	-4612	110
750	G147	-4628	227
		<del></del>	

No.	PAD Name	Х	Υ
	G149		
751	G149 G151	-4644	110
752	G153	-4660	227
753	G155	-4676	110
	G157	-4692	227
	G157 G159	-4708	110
	G161	-4724	227
		-4740	110
	Dummy Dummy	-4756	227
759	Durning	-4772	110
	ALICAMAENT D	40.44	220
	ALIGNMENT R		-220
	ALIGNMENT L	-4841	-220

# 5 Block diagram





# 6 Driver IC Pin Description

# 6.1 Power Supply Pin

Name	I/O	Description	Connect pin
VDD	I	Power supply for analog, digital system and booster circuit.	VDD
VDDI	I	Power supply for I/O system.	VDDI
AGND	I	System ground for analog system and booster circuit.	GND
DGND	I	System ground for I/O system and digital system.	GND

# 6.2 Interface logic pin

Name	1/0			Description	Connect pin	
		-8080/680	00 MCU	interface mode select.		
P68	ı	-P68='1',				
P00	I	-P68='0',	select 8	080 MCU parallel interface.	DGND/VDDI	
		-If not use	d, pleas	se fix this pin at DGND level.		
		MCU Para	allel inte	rface bus and Serial interface select		
IM2	I	IM2='1', F	arallel i	nterface	DGND/VDDI	
		IM2='0', S	Serial int	erface		
		- MCU pa	rallel int	erface type selection		
		-If not use	d, pleas	se fix this pin at VDDI or DGND level.		
		IM1	IMO	Parallel interface		
IM1,IM0	I	0	0	MCU 8-bit parallel	DGND/VDDI	
		0	1	MCU 16-bit parallel		
		1	0	MCU 9-bit parallel		
		1	1	MCU 18-bit parallel		
		- SPI4W=	'0', 3-lin	e SPI enable.		
SPI4W	ı	- SPI4W=	'1', 4-lin	e SPI enable.	DGND/VDDI	
		-If not used, please fix this pin at DGND level.				
		-This sign	al will re	eset the device and it must be applied to properly		
RESX	1	initialize th	ne chip.		MCU	
		-Signal is	active lo	DW.		
CSX	ı	-Chip sele	ection pi	n	MCU	
	•	-Low enal	ole.		WIGG	
		-Display o	lata/com	nmand selection pin in MCU interface.		
D/CX (SCL)		-D/CX='1'	: display	data or parameter.		
	I	-D/CX='0'	: comma	and data.	MCU	
(00=)		-In serial i	nterface	e, this is used as SCL.		
		-If not use	If not used, please fix this pin at VDDI or DGND level.			
RDX	I	-Read ena	able in 8	080 MCU parallel interface.	MCU	
NDA	'	-If not use	d, pleas	se fix this pin at VDDI or DGND level.	55	

# ST7735R

WRX		-Write enable in MCU parallel interface.	
	1	-In 4-line SPI, this pin is used as D/CX (data/ command selection).	MCU
(D/CX)		-If not used, please fix this pin at VDDI or DGND level.	
		-D[17:0] are used as MCU parallel interface data bus.	
D[47.0]	I/O	-D0 is the serial input/output signal in serial interface mode.	MCU
D[17:0]	1/0	-In serial interface, D[17:1] are not used and should be fixed at VDDI or	
		DGND level.	
		-Tearing effect output pin to synchronies MCU to frame rate, activated	
TE	0	by S/W command.	MCU
		-If not used, please open this pin.	
		-Monitoring pin of internal oscillator clock and is turned ON/OFF by	
000		S/W command.	
osc	0	-When this pin is inactive (function OFF), this pin is DGND level.	-
		-If not used, please open this pin.	

Note1. When in parallel mode, no use data pin must be connected to "1" or "0".

Note2. When CSX="1", there is no influence to the parallel and serial interface.

## 6.3 Mode selection pin

Name	I/O	Description	Connect pin
		-During normal operation, please open this pin.	
		EXTC Enable/disable modification of extend of	command
EXTC	I	0 System function command list can be used	d. Open
		1 All command list can be used.	
		-Panel resolution selection pins.	
		G G	
0.44		M M Selection of panel resolution	
GM1, GM0	I	1 0	VDDI/DGND
GIVIO		0 0 132RGB x 162 (S1~S396 & G1~G162	! output)
		1 1 128RGB x 160 (S7~S390 & G2~G161	<del></del> _
		-RGB direction select H/W pin for color filter setting.	
		SRGB RGB arrangement	
SRGB	I	0 S1, S2, S3 filter order = 'R', 'G',	VDDI/DGND
		1 S1, S2, S3 filter order = 'B', 'G',	
		-Module source output direction H/W selection pin.	
		SMX Scanning direction of source out	put
SMX	ı	GM= '00' GM=	_
		0 S1 -> S396 S7 ->	S390
		1 S396 -> S1 S390 -	> S7
		-Module Gate output direction H/W selection pin.	
		SMY Scanning direction of gate outp	ut
SMY	I	GM= '00' GM=	'11' VDDI/DGND
		0 G1 -> G162 G2 ->	G161
		1 G162 -> G1 G161 -	> G2
		-Liquid crystal (LC) type selection pins.	
		LCM Selection of LC type	
LCM	I	0 Normally white LC type	VDDI/DGND
		1 Normally black LC type	
		-Gamma curve selection pin.	
		GS Selection of gamma curve	
GS	I	0 GC0=1.0, GC1=2.5, GC2=2.2, GC3	3=1.8 VDDI/DGND
		1 GC0=2.2, GC1=1.8, GC2=2.5, GC3	

# **ST7735R**

VPP	I	When writin	When writing NVM, it needs external power supply voltage (7.5V).			
TEGE		This pin is in	Input pin to select horizontal line number in TE signal.  This pin is internally pull low.  This pin is only for GM[1:0]='00' mode.			
TESEL	I	TESEL	Selection of gamma curve	VDDI/DGND		
		0	TE output 162 lines			
		1	TE output 160 lines			

# 6.4 Driver output pins

Name	I/O	Description	Connect pin
S1 to S396	0	- Source driver output pins.	-
G1 to G162	0	- Gate driver output pins.	-
AVDD	0	Power pin for analog circuits.  Connect a capacitor for stabilization.	Capacitor
AVCL	0	A power supply pin for generating GVCL.     Connect a capacitor for stabilization.	Capacitor
VGH	0	- Power output pin for gate driver	
VGL	0	- Power output (Negative) pin for gate driver	
GVDD	0	<ul> <li>- A power output of grayscale voltage generator.</li> <li>- When internal GVDD generator is not used, connect an external power supply (AVDD-0.5V) to this pin.</li> </ul>	
GVCL	0	<ul> <li>- A power output(Negative) of grayscale voltage generator.</li> <li>- When internal GVCL generator is not used, connect an external power supply (AVCL+0.5V) to this pin.</li> </ul>	-
VCOM	0	- A power supply for the TFT-LCD common electrode.	Common electrode
VCC	0	- Monitoring pin of internal digital reference voltage Please open these pins.	
VDDIO	0	- VDDI voltage output level for monitoring.	-
DGNDO	0	- DGND voltage output level for monitoring.	-



### 6.5 Test pins

Name	I/O	Description	Connect pin
TEST2P	ı	-These test pins for Driver vender test used.	DGND
TEST1P		-Please connect these pins to DGND.	
TESTOP[8]			
TESTOP[7]			
TESTOP[6]			Open
TESTOP[5]	0	-These test pins for Driver vender test used.	
TESTOP[4]		-Please open these pins.	Ореп
TESTOP[3]			
TESTOP[2]			
TESTOP[1]			
DummyR		-These pins are dummy (have no function inside).	Open
DullilliyK	•	-Pad128 DummyR internal short to pad 129 DummyR.	Ореп
		-These pins are dummy (have no function inside).	
Dummy	-	-Can allow signal traces pass through these pads on TFT glass.	Open
		-Please open these pins.	



## 7 Driver electrical characteristics

### 7.1 Absolute operation range

Item	Symbol	Rating	Unit
Supply voltage	VDD	-0.3 ~ +4.8	V
Supply voltage (Logic)	VDDI	-0.3 ~ +4.6	V
Supply voltage (Digital)	VCC	-0.3 ~ +1.95	V
Driver supply voltage	VGH-VGL	-0.3 ~ +30.0	V
Logic input voltage range	VIN	-0.3 ~ VDDI + 0.3	V
Logic output voltage range	VO	-0.3 ~ VDDI + 0.3	V
Operating temperature range	TOPR	-30 ~ +85	$^{\circ}\! C$
Storage temperature range	TSTG	-40 ~ +125	$^{\circ}\! C$

Note: If one of the above items is exceeded its maximum limitation momentarily, the quality of the product may be degraded. Absolute maximum limitation, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the recommend range.



### 7.2 DC characteristic

Parameter	Symbo	Condition	S	pecificat	Uni	Related	
Parameter	- 1	Condition	Min	Тур	Max	t	Pins
System voltage	VDD	Operating voltage	2.3	2.75	4.8	V	
Interface operation voltage	VDDI	I/O supply voltage	1.65	1.8	3.7	V	
Gate driver high voltage	VGH		10		15	٧	
Gate driver low voltage	VGL		-12.4		-7.5	٧	
Gate driver supply voltage		VGH-VGL	17.5		27.5	V	
		Input / Ou	tput				
Logic-high input voltage	VIH		0.7VDDI		VDDI	V	Note 1
Logic-low input voltage	VIL		VSS		0.3VDDI	V	Note 1
Logic-high output voltage	VOH	IOH = -1.0mA	0.8VDDI		VDDI	V	Note 1
Logic-low output voltage	VOL	IOL = +1.0mA	VSS		0.2VDDI	V	Note 1
Logic-high input current	IIH	VIN = VDDI			1	uA	Note 1
Logic-low input current	IIL	VIN = VSS	-1			uA	Note 1
Input leakage current	IIL	IOH = -1.0mA	-0.1		+0.1	uA	Note 1
		VCOM vol	tage				
VCOM amplitude	VCOM		-2		-0.425	V	
		Source dr	iver				
Source output range	Vsout		0.1		GVDD	٧	
Gamma reference voltage	GVDD		3.15		4.7	V	
Source output settling time	Tr	Below with 99% precision			20	us	Note 2
Output offset voltage	Voffset				35	mV	Note 3

#### Notes:

<sup>1.</sup> TA= -30 to 85  $\mathcal{C}$ .

<sup>2.</sup> Source channel loading=  $2K\Omega+12pF$ /channel, Gate channel loading= $5K\Omega+40pF$ /channel.

<sup>3.</sup> The Max. value is between measured point of source output and gamma setting value.



## 7.3 Power consumption

Ta=25°C , Frame rate = 60Hz, the registers setting are IC default setting.

		Current consumption					
Operation mode	Image	Тур	ical	Maximum			
Operation mode	illiage	IDDI	IDD	IDDI	IDD		
		(mA)	(mA)	(mA)	(mA)		
Normal mode	Note 1	0.01	0.6	0.02	0.8		
Normal mode	Note 2	0.01	0.6	0.02	0.8		
Dartial Lidla made (40 lines)	Note 1	0.01	0.4	0.02	0.5		
Partial + Idle mode (40 lines)	Note 2	0.01	0.4	0.02	0.5		
Sleep-in mode	N/A	0.005	0.015	0.01	0.03		

#### Notes:

- 1. All pixels black.
- 2. All pixels white.
- 3. The Current Consumption is DC characteristics of ST7735R.
- 4. Typical: VDDI=1.8V, VDD=2.75V; Maximum: VDDI=1.65 to 3.7V, VDD=2.3 to 4.8V

## 8 Timing chart

## 8.1 Parallel interface characteristics: 18, 16, 9 or 8-bit bus (8080 series MCU interface)





Figure 8.1.1 Parallel interface timing characteristics (8080 series MCU interface)

Ta=25  $^{\circ}$ C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description		
D/CX	TAST	Address setup time	0		ns			
DICX	TAHT	Address hold time (Write/Read)	10		ns	-		
	TCHW	Chip select "H" pulse width	0		ns			
	TCS	Chip select setup time (Write)	15		ns			
CSX	TRCS	Chip select setup time (Read ID)	45		ns	-		
CSA	TRCSFM	Chip select setup time (Read FM)	355		ns			
	TCSF	Chip select wait time (Write/Read)	10		ns			
	TCSH	Chip select hold time	10		ns			
	TWC	Write cycle	66		ns			
WRX	TWRH	Control pulse "H" duration	15		ns			
	TWRL	Control pulse "L" duration	15		ns			
	TRC	Read cycle (ID)	160		ns			
RDX (ID)	TRDH	Control pulse "H" duration (ID)	90		ns	When read ID data		
	TRDL	Control pulse "L" duration (ID)	45		ns			
	TRCFM	Read cycle (FM)	450		ns	When read from frame		
RDX (FM)	TRDHFM	Control pulse "H" duration (FM)	90		ns	memory		
	TRDLFM	Control pulse "L" duration (FM)	355		ns	memory		
	TDST	Data setup time	10		ns			
	TDHT	Data hold time	10		ns			
D[17:0]	TRAT	TRAT Read access time (ID)			ns	For CL=30pF		
	TRATFM	Read access time (FM)		340	ns			
	TODH	Output disable time	20	80	ns			

Table 8.1.1 8080 parallel Interface Characteristics

# **ST7735**R



#### 8.1.2 Rising and falling timing for input and output signal




Figure 8.1.3 Chip selection (CSX) timing




Figure 8.1.4 Write-to-read and read-to-write timing

## 8.2 Parallel interface characteristics: 18, 16, 9 or 8-bit bus (6800 series MCU interface)




Figure 8.2.1Parallel interface timing characteristics (6800-series MCU interface)

Ta=25 °C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description	
D/CX	T <sub>AST</sub>	Address setup time	0		ns		
D/CX	T <sub>AHT</sub>	Address hold time (Write/Read)	10		ns		
	T <sub>CHW</sub>	Chip select "H" pulse width	0		ns		
	T <sub>CS</sub>	Chip select setup time (Write)	15		ns		
CSX	T <sub>RCS</sub>	Chip select setup time (Read ID)	45		ns		
COA	T <sub>RCSFM</sub>	Chip select setup time (Read FM)	355		ns	<u> </u>	
	T <sub>CSF</sub>	Chip select wait time (Write/Read)	10		ns		
	T <sub>CSH</sub>	Chip select hold time	10		ns		
	T <sub>WC</sub>	Write cycle	66		ns		
WRX	T <sub>WRH</sub>	Control pulse "H" duration	15		ns		
	T <sub>WRL</sub>	Control pulse "L" duration	15		ns		
	T <sub>RC</sub>	Read cycle (ID)	160		ns		
RDX (ID)	T <sub>RDH</sub>	Control pulse "H" duration (ID)	90		ns	When read ID data	
	T <sub>RDL</sub>	Control pulse "L" duration (ID)	45		ns		
	T <sub>RCFM</sub>	Read cycle (FM)	450		ns	When read from frame	
RDX (FM)	T <sub>RDHFM</sub>	Control pulse "H" duration (FM)	90		ns		
	T <sub>RDLFM</sub>				ns	memory	
•	T <sub>DST</sub>	Data setup time	10		ns	For maximum CL=30pF For minimum CL=8pF	
D[17:0]	T <sub>DHT</sub>	Data hold time	10		ns		
	T <sub>ODH</sub>	Output disable time	20	80	ns		

Table 8.2.1 6800 parallel Interface Characteristics

## 8.3 Serial interface characteristics (3-line serial)




Figure 8.3.1 3-line serial interface timing

Ta=25  $^{\circ}$ C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description	
	TCSS	Chip select setup time (write)	15		ns		
	TCSH	Chip select hold time (write)	15		ns		
CSX	TCSS	Chip select setup time (read)	60		ns		
	TSCC	Chip select hold time (read)	65		ns		
	TCHW	Chip select "H" pulse width	40		ns		
	TSCYCW	Serial clock cycle (Write)	66		ns		
	TSHW	SCL "H" pulse width (Write)	15		ns		
SCL	TSLW	SCL "L" pulse width (Write)	15		ns		
SCL	TSCYCR	Serial clock cycle (Read)	150		ns		
	TSHR	SCL "H" pulse width (Read)	60		ns		
	TSLR	SCL "L" pulse width (Read)	60		ns		
00.4	TSDS	Data setup time	10		ns		
SDA (DINI)	TSDH	Data hold time	10		ns	For maximum CL=30pF	
(DIN) (DOUT)	TACC	Access time	10	50	ns	For minimum CL=8pF	
(5001)	TOH	Output disable time	15	50	ns		

Table 8.3.1 3-line Serial Interface Characteristics

### 8.4 Serial interface characteristics (4-line serial)




Figure 8.4.1 4-line serial interface timing Ta=25  $^{\circ}$ C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	MIN	MAX	Unit	Description		
	TCSS	Chip select setup time (write)	45		ns			
	TCSH	Chip select hold time (write)	45		ns			
CSX	TCSS	Chip select setup time (read)	60		ns			
	TSCC	Chip select hold time (read)	65		ns			
	TCHW	Chip select "H" pulse width	40		ns			
	TSCYCW	Serial clock cycle (Write)	66		ns	ita aanaman d 0 data		
	TSHW	SCL "H" pulse width (Write)	15		ns	-write command & data		
SCL	TSLW	SCL "L" pulse width (Write)	15		ns	- ram		
SCL	TSCYCR	Serial clock cycle (Read)	150		ns	-read command & data		
	TSHR	SCL "H" pulse width (Read)	60		ns			
	TSLR	SCL "L" pulse width (Read)	60		ns	- ram		
D/CX	TDCS	D/CX setup time	10		ns			
D/CX	TDCH	D/CX hold time	10		ns			
CDA	TSDS	Data setup time	10		ns			
SDA (DIN)	TSDH	Data hold time	10		ns	For maximum CL=30pF		
(DIN) (DOUT)	TACC	Access time	10	50	ns	For minimum CL=8pF		
(DOOT)	TOH	Output disable time	15	50	ns			

Table 8.4.1 4-line Serial Interface Characteristics

# 9 Function description

### 9.1 Interface type selection

The selection of given interfaces are done by setting IM2, IM1, and IM0 pins as shown in following table.

P68	IM2	IM1	IM0	Interface	Read back selection				
-	0	-	-	3-line serial interface	Via the read instruction				
0	1	0	0	8080 MCU 8-bit parallel	RDX strobe (8-bit read data and 8-bit read parameter)				
0	1	0	1	8080 MCU 16-bit parallel	RDX strobe (16-bit read data and 8-bit read parameter)				
0	1	1	0	8080 MCU 9-bit parallel	RDX strobe (9-bit read data and 8-bit read parameter)				
0	1	1	1	8080 MCU 18-bit parallel	RDX strobe (18-bit read data and 8-bit read parameter)				
-	0	-	-	3-line serial interface	Via the read instruction				
1	1	0	0	6800 MCU 8-bit parallel	E strobe (8-bit read data and 8-bit read parameter)				
1	1	0	1	6800 MCU 16-bit parallel	E strobe (16-bit read data and 8-bit read parameter)				
1	1	1	0	6800 MCU 9-bit parallel	E strobe (9-bit read data and 8-bit read parameter)				
1	1	1	1	6800 MCU 18-bit parallel	E strobe (18-bit read data and 8-bit read parameter)				

Table 9.1.1 Selection of MCU interface

P68	IM2	IM1	IMO	Interface	RDX	WRX	D/CX	Read back selection
-	0	-	-	3-line serial interface	Note1	Note1	SCL	D[17:1]: unused, D0: SDA
0	1	0	0	8080 8-bit parallel	RDX	WRX	D/CX	D[17:8]: unused, D7-D0: 8-bit data
0	1	0	1	8080 16-bit parallel	RDX	WRX	D/CX	D[17:16]: unused, D15-D0: 16-bit data
0	1	1	0	8080 9-bit parallel	RDX	WRX	D/CX	D[17:9]: unused, D8-D0: 9-bit data
0	1	1	1	8080 18-bit parallel	RDX	WRX	D/CX	D17-D0: 18-bit data
-	0	-	-	3-line serial interface	Note1	D/CX	SCL	D[17:1]: unused, D0: SDA
1	1	0	0	6800 8-bit parallel	Е	WRX	RS	D[17:8]: unused, D7-D0: 8-bit data
1	1	0	1	6800 16-bit parallel	E	WRX	RS	D[17:16]: unused, D15-D0: 16-bit data
1	1	1	0	6800 9-bit parallel	Е	WRX	RS	D[17:9]: unused, D8-D0: 9-bit data
1	1	1	1	6800 18-bit parallel	Е	WRX	RS	D17-D0: 18-bit data

Table 9.1.2 Pin connection according to various MCU interface

Note: Unused pins can be open, or connected to DGND or VDDI.



#### 9.2 8080-series MCU parallel interface (P68 = '0')

The MCU can use one of following interfaces: 11-lines with 8-data parallel interface, 12-lines with 9-data parallel interface, 19-line with 16-data parallel interface or 21-lines with 18-data parallel interface. The chip-select CSX (active low) enables/disables the parallel interface. RESX (active low) is an external reset signal. WRX is the parallel data write enable, RDX is the parallel data read enable and D[17:0] is parallel data bus.

The LCD driver reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[17:0] bits is either display data or command parameter. When D/C='0', D[17:0] bits is command. The interface functions of 8080-series parallel interface are given in following table.

IM2	IM1	IMO	Interface	D/CX	RDX	WRX	Read back selection	
				0	1	<b>↑</b>	Write 8-bit command (D7 to D0)	
1	0	0	8-bit	1	1	<b>↑</b>	Write 8-bit display data or 8-bit parameter (D7 to D0)	
1	0	0	parallel	1	<b>↑</b>	1	Read 8-bit display data (D7 to D0)	
				1	<b>↑</b>	1	Read 8-bit parameter or status (D7 to D0)	
				0	1	<b>↑</b>	Write 8-bit command (D7 to D0)	
4	0	,	16-bit	1	1	<b>↑</b>	Write 16-bit display data or 8-bit parameter (D15 to D0)	
1	0	1	1	parallel	1	<b>↑</b>	1	Read 16-bit display data (D15 to D0)
				1	<b>↑</b>	1	Read 8-bit parameter or status (D7 to D0)	
				0	1	<b>↑</b>	Write 8-bit command (D7 to D0)	
4	,	0	9-bit	1	1	<b>↑</b>	Write 9-bit display data or 8-bit parameter (D8 to D0)	
1	1	0	parallel	1	<b>↑</b>	1	Read 9-bit display data (D8 to D0)	
				1	<b>↑</b>	1	Read 8-bit parameter or status (D7 to D0)	
				0	1	<b>↑</b>	Write 8-bit command (D7 to D0)	
	,	,	18-bit	1	1	<b>↑</b>	Write 18-bit display data or 8-bit parameter (D17 to D0)	
1	1	1	parallel	1	<b>↑</b>	1	Read 18-bit display data (D17 to D0)	
				1	1	1	Read 8-bit parameter or status (D7 to D0)	

Table 9.2.1 the function of 8080-series parallel interface

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh

#### 9.2.1 Write cycle sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control signals (D/CX, RDX, WRX) and data signals (D[17:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1').




Figure 9.2.1 8080-series WRX protocol

Note: WRX is an unsynchronized signal (It can be stopped).




Figure 9.2.2 8080-series parallel bus protocol, write to register or display RAM



#### 9.2.2 Read cycle sequence

The read cycle (RDX high-low-high sequence) means that the host reads information from LCD driver via interface. The driver sends data (D[17:0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.




Figure 9.2.3 8080-series RDX protocol

Note: RDX is an unsynchronized signal (It can be stopped).




Figure 9.2.4 8080-series parallel bus protocol, read data from register or display RAM

#### 9.3 6800-series MCU parallel interface (P68 = '1')

The MCU uses one of following interface: 11-lines with 8-data parallel interface, 12-lines with 9-data parallel interface, 19-lines with 16-data parallel interface, or 21-lines with 18-data parallel interface. The chip-select CSX(active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. The R/WX is the Read/Write flag and D[17:0] is parallel data bus.

The LCD driver reads the data at the falling edge of E signal when R/WX= '1' and Writes the data at the falling of the E signal when R/WX='0'. The D/CX is the data/command flag. When D/CX='1', D[17:0] bits are display RAM data or command parameters. When D/C= '0', D[17:0] bits are commands.

The 6800-series bi-directional interface can be used for communication between the micro controller and LCD driver. The selection of this interface is done when P68 pin is high state (VDDI). Interface bus width can be selected with IM2, IM1 and IM0. The interface functions of 6800-series parallel interface are given in Table 8.1.1.

P68	IM2	IM1	IM0	Interface	D/CX	R/WX	E	Function
					0	0	$\downarrow$	Write 8-bit command (D7 to D0)
1	1	0	0	8-bit Parallel	1	0	$\rightarrow$	Write 8-bit display data or 8-bit parameter (D7 to D0)
1'	'	U	O	0-bit i arallei	1	1	$\rightarrow$	Read 8-bit Display data (D7 to D0)
				1	1	$\downarrow$	Read 8-bit parameter or status (D7 to D0)	
					0	0	$\downarrow$	Write 8-bit command (D7 to D0)
1	1	0	1	16-bit Parallel	1	0	$\downarrow$	Write 16-bit display data or 8-bit parameter (D15 to D0)
1'	'	U	'		1	1	$\downarrow$	Read 16-bit Display data (D15 to D0)
				1	1	$\downarrow$	Read 8-bit parameter or status (D7 to D0)	
					0	0	$\downarrow$	Write 8-bit command (D7 to D0)
1	1	1	0	9-bit Parallel	1	0	$\downarrow$	Write 9-bit display data or 8-bit parameter (D8 to D0)
- ['	'	'	0	3-Dit i araller	1	1	$\rightarrow$	Read 9-bit Display data (D8 to D0)
					1	1	$\downarrow$	Read 8-bit parameter or status (D7 to D0)
					0	0	$\downarrow$	Write 8-bit command (D7 to D0)
1	1	1	1	18-bit	1	0	$\downarrow$	Write 18-bit display data or 8-bit parameter (D17 to D0)
[	'	'	Parallel	Parallel	1	1	$\downarrow$	Read 18-bit Display data (D17 to D0)
					1	1	$\downarrow$	Read 8-bit parameter or status (D7 to D0)

Table 9.3.1 The function of 6800-series parallel interface

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh.

#### 9.3.1 Write cycle sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (E low-high-low sequence) consists of 3 control signals (D/CX, E, R/WX) and data signals (D[17:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1').




Figure 9.3.1 6800-Series Write Protocol

Note: E is an unsynchronized signal (It can be stopped)




Figure 9.3.2 6800-series parallel bus protocol, write to register or display RAM

#### 9.3.2 9.3.2 Read cycle sequence

The read cycle (E low-high-low sequence) means that the host reads information from LCD driver via interface. The driver sends data (D[17:0]) to the host when there is a rising edge of E and the host reads data when there is a falling edge of E.




Figure 9.3.3 6800-series read protocol

Note: E is an unsynchronized signal (It can be stopped)




Figure 9.3.4 6800-series parallel bus protocol, read data form register or display RAM

#### 9.4 Serial interface

The selection of this interface is done by IM2. See the Table 9.4.1.

IM2	4WSPI	Interface	Read back selection
0	0	3-line serial interface	Via the read instruction (8-bit, 24-bit and 32-bit read parameter)
0	1	4-line serial interface	Via the read instruction (8-bit, 24-bit and 32-bit read parameter)

Table 9.4.2 Selection of serial interface

The serial interface is either 3-lines/9-bits or 4-lines/8-bts bi-directional interface for communication between the micro controller and the LCD driver. The 3-lines serial interface use: CSX (chip enable), SCL (serial clock) and SDA (serial data input/output), and the 4-lines serial interface use: CSX (chip enable), D/CX (data/ command flag), SCL (serial clock) and SDA (serial data input/output). Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

#### 9.4.1 Command Write Mode

The write mode of the interface means the micro controller writes commands and data to the LCD driver. 3-lines serial data packet contains a control bit D/CX and a transmission byte. In 4-lines serial interface, data packet contains just transmission byte and control bit D/CX is transferred by the D/CX pin. If D/CX is "low", the transmission byte is interpreted as a command byte. If D/CX is "high", the transmission byte is stored in the display data RAM (memory write command), or command register as parameter.

Any instruction can be sent in any order to the driver. The MSB is transmitted first. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.




Figure 9.4.1 Serial interface data stream format

When CSX is "high", SCL clock is ignored. During the high period of CSX the serial interface is initialized. At the falling edge of CSX, SCL can be high or low (see Figure 9.4.2). SDA is sampled at the rising edge of SCL. D/CX indicates whether the byte is command (D/CX='0') or parameter/RAM data (D/CX='1'). D/CX is sampled when first rising edge of SCL (3-lines serial interface) or 8th rising edge of SCL (4-lines serial interface). If CSX stays low after the last bit of command/data byte, the serial interface expects the D/CX bit (3-lines serial interface) or D7 (4-lines serial interface) of the next byte at the next rising edge of SCL..




Figure 9.4.3 3-line serial interface write protocol (write to register with control bit in transmission)




Figure 9.4.4 4-line serial interface write protocol (write to register with control bit in transmission)

#### 9.4.2 Read Functions


The read mode of the interface means that the micro controller reads register value from the driver. To achieve read function, the micro controller first has to send a command (read ID or register command) and then the following byte is transmitted in the opposite direction. After that CSX is required to go to high before a new command is send (see the below figure). The driver samples the SDA (input data) at rising edge of SCL, but shifts SDA (output data) at the falling edge of SCL. Thus the micro controller is supported to read at the rising edge of SCL.

After the read status command has been sent, the SDA line must be set to tri-state no later than at the falling edge of SCL of the last bit.




## 9.4.3 3-line serial protocol

3-line serial protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read):



3-line serial protocol (for RDDID command: 24-bit read)



3-line Serial Protocol (for RDDST command: 32-bit read)





Figure 9.4.5 3-line serial interface read protocol


:

### 9.4.4 4-line serial protocol

4-line serial protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read):



4-line serial protocol (for RDDID command: 24-bit read)



4-line Serial Protocol (for RDDST command: 32-bit read)




Figure 9.4.6 4-line serial interface read protocol

### 9.5 Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been HIGH state. See the following example




Figure 9.5.1 Serial bus protocol, write mode - interrupted by RESX

If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example




Figure 9.5.2 Serial bus protocol, write mode - interrupted by CSX

If 1, 2 or more parameter commands are being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.




Figure 9.5.3 Write interrupts recovery (serial interface)

If a 2 or more parameter commands are being sent and a break occurs by the other command before the last one is sent, then the parameters that were successfully sent are stored and the other parameter of that command remains previous value.




Figure 9.5.4 Write interrupts recovery (both serial and parallel Interface)

### 9.6 Data transfer pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select line is released after a whole byte of a frame memory data or multiple parameter data has been completed, then driver will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select Line is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select line is next enabled as shown below.

This applies to the following 4 conditions: 1) Command-Pause-Command

- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter

#### 9.6.1 Serial interface pause




Figure 9.6.1 Serial interface pause protocol (pause by CSX)

#### 9.6.2 Parallel interface pause




Figure 9.6.2 Parallel bus pause protocol (paused by CSX)




### 9.7 Data Transfer Modes

The module has three kinds color modes for transferring data to the display RAM. These are 12-bit color per pixel, 16-bit color per pixel and 18-bit color per pixel. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

### 9.7.1 Method 1


The image data is sent to the frame memory in successive frame writes, each time the frame memory is filled, the frame memory pointer is reset to the start point and the next frame is written.



### 9.7.2 Method 2

The image data is sent and at the end of each frame memory download, a command is sent to stop frame memory write. Then start memory write command is sent, and a new frame is downloaded.

### Start



Note 1: These apply to all data transfer Color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.


### 9.8 Data Color Coding

### 9.8.1 8-bit Parallel Interface (IM2, IM1, IM0= "100")

Different display data formats are available for three Colors depth supported by listed below.

- 4k colors, RGB 4,4,4-bit input.
- 65k colors, RGB 5,6,5-bit input.
- 262k colors, RGB 6,6,6-bit input.

### 9.8.2 8-bit data bus for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH= "03h"




Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-time transfer is used to transmit 1 pixel data with the 12-bit color depth information.

# 9.8.3 8-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH= "05h"

There is 1 pixel (3 sub-pixels) per 2-byte




Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bit color depth information.

# ST7735R

# 9.8.4 8-bit data bus for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH= "06h"

There is 1 pixel (3 sub-pixels) per 3-bytes.



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.


# 9.8.5 16-Bit Parallel Interface (IM2,IM1, IM0= "101")

Different display data formats are available for three colors depth supported by listed below.

- 4k colors, RGB 4,4,4-bit input
- 65k colors, RGB 5,6,5-bit input
- 262k colors, RGB 6,6,6-bit input

### 9.8.6 16-bit data bus for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH= "03h"


There is 1 pixel (3 sub-pixels) per 1 byte



Note 1: The data order is as follows, MSB=D11, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data. Note 2: 1-times transfer (D11 to D0) is used to transmit 1 pixel data with the 12-bit color depth information.

# 9.8.7 16-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH= "05h"

There is 1 pixel (3 sub-pixels) per 1 byte




Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 1-times transfer (D15 to D0) is used to transmit 1 pixel data with the 16-bit color depth information.

# 9.8.8 16-bit data bus for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH= "06h"

There are 2 pixels (6 sub-pixels) per 3 bytes



Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bits 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.




# 9.8.9 9-Bit Parallel Interface (IM2, IM1, IM0="110")

Different display data formats are available for three colors depth supported by listed below. -262k colors, RGB 6,6,6-bit input

### 9.8.10 Write 9-bit data for RGB 6-6-6-bit input (262k-color)

There is 1 pixel (6 sub-pixels) per 3 bytes



Note 1: The data order is as follows, MSB=D8, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.

### 9.8.11 18-Bit Parallel Interface (IM2, IM1, IM0="111")

Different display data formats are available for three colors depth supported by listed below.


- 4k colors, RGB 4,4,4-bit input
- 65k colors, RGB 5,6,5-bit input
- 262k colors, RGB 6,6,6-bit input.

9.8.12 18-bit data bus for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH="03h" There is 1 pixel (3 sub-pixels) per 1 byte RESX "1" "111' IM[2:0] csx D/CX WRX RDX 8080-series control pins D17 D16 D15 D14 D13 D12 D11 R1, Bit 3 R2, Bit 3 R3, Bit 3 R4, Bit 3 D10 R1, Bit 2 R2, Bit 2 R3, Bit 2 R4, Bit 2 D9 R1, Bit 1 R2, Bit 1 R3, Bit 1 R4, Bit 1 D8 R1, Bit 0 R2, Bit 0 R3, Bit 0 R4, Bit 0 D7 G1, Bit 3 G2, Bit 3 G3, Bit 3 G4, Bit 3 D6 0 G1, Bit 2 G2, Bit 2 G3, Bit 2 G4, Bit 2 D5 G1, Bit 1 G2, Bit 1 G3, Bit 1 G4, Bit 1 D4 0 G1, Bit 0 G2, Bit 0 G3, Bit 0 G4, Bit 0 D3 B4, Bit 3 D2 B1, Bit 2 B2, Bit 2 B3, Bit 2 B4, Bit 2 D1 D0 B1, Bit 0 B2, Bit 0 B3, Bit 0 B4, Bit 0 Pixel n Pixel n+1 Pixel n+3 Pixel n+2 12 bits 12 bits Look-Up Table for 4096 Color data mapping (12 bits to 18 bits) 18 bits Frame memory G1 В1 R2 G2 В2 G3 ВЗ

Note 1: The data order is as follows, MSB=D11, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data. Note 2: 1-times transfer is used to transmit 1 pixel data with the 12-bit color depth information.


# 9.8.13 18-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH="05h"

There is 1 pixel (3 sub-pixels) per 1 byte



Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 1-time transfer is used to transmit 1 pixel data with the 16-bit color depth information.



Note 1: The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Read, Green and Blue data.


Note 2: 1-times transfer (D17o D0) is used to transmit 1 pixel data with the 18-bit color depth information.



### 9.8.15 3-line serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below. 4k colors, RGB 4-4-4-bit input 65k colors, RGB 5-6-5-bit input 262k colors, RGB 6-6-6-bit input


# 9.8.16 Write data for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH="03h"



- Note 1: Pixel data with the 12-bit color depth information
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0

# ST7735R

# 9.8.17 Write data for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH="05h"




Note 1: Pixel data with the 16-bit color depth information Note 2: The most significant bits are: Rx4, Gx5 and Bx4

Note 3: The least significant bits are: Rx0, Gx0 and Bx0



# 9.8.18 Write data for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH="06h"



Note 1: Pixel data with the 18-bit color depth information

Note 2: The most significant bits are: Rx5, Gx5 and Bx5


Note 3: The least significant bits are: Rx0, Gx0 and Bx0



### 9.8.19 4-line serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below. 4k colors, RGB 4-4-4-bit input 65k colors, RGB 5-6-5-bit input 262k colors, RGB 6-6-6-bit input


### 9.8.20 Write data for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH="03h"




Note 1. pixel data with the 12-bit color depth information

Note 2. The most significant bits are: Rx3, Gx3 and Bx3


Note 3. The least significant bits are: Rx0, Gx0 and Bx0





- Note 1. pixel data with the 16-bit color depth information
- Note 2. The most significant bits are: Rx4, Gx5 and Bx4
- Note 3. The least significant bits are: Rx0, Gx0 and Bx0

### 9.8.22 Write data for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH="06h"



- Note 1. pixel data with the 18-bit color depth information
- Note 2. The most significant bits are: Rx5, Gx5 and Bx5
- Note 3. The least significant bits are: Rx0, Gx0 and Bx0



# 9.9 Display Data RAM

# 9.9.1 Configuration (GM[1:0] = "00")

The display module has an integrated 132x162x18-bit graphic type static RAM. This 384,912-bit memory allows storing on-chip a 132xRGBx162 image with an 18-bpp resolution (262K-color). There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.




Figure 9.9.1 Display data RAM organization



# 9.9.2 Memory to Display Address Mapping

# 9.9.3 When using 128RGB x 160 resolution (GM[1:0] = "11", SMX=SMY=SRGB= '0')

			Pixel 1			Pixel 2	2		Р	ixel 12	27	P	ixel 12	28			
		•	-		-	-				•					-	_'	
Gate Out	Sourc	e Out	S7	S8	S9	S10	S11	S12		S385	S386	S387	S388	S389	S390		
		A MY=' 1 '	KGB=0	<b>\</b>	KGB=1	KGB=0	<b>)</b>	KGB=1\	RGB Order	KGB=0		KGB=1	KGB=0	\ \	KGB=1	S ML=' 0 '	A ML=' 1 '
2	0	159	R0	G0	В0	R1	G1	B1		R126	G126	B126	R127	G127	B127	0	159
3	1	158														1	158
4	2	157														2	157
5	3	156														3	156
6	4	155														4	155
7	5	154														5	154
8	6	153														6	153
9	7	152														7	152
					1	1	1	1	1	1	1	1	1			1	
!	!		!	!	!					!	!					!	
	!		!			!	!	!	!		!	! !	!		!	!	!
			!			!					!	! !					!
154	152	7					- 1	- 1								152	7
155	153	6														153	6
156	154	5														154	5
157	155	4														155	4
158	156	3														156	3
159	157	2														157	2
160	158	1														158	1
161	159	0														159	0
	CA	MX='0'		0			1				126			127			
	CA	MX=' 1 '		127			126				1			0			

Note

RA = Row Address,

CA = Column Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command



# 9.9.4 When using 132RGB x 162 resolution (GM[1:0] = "00", SMX=SMY=SRGB= '0')

				Pixel 1			Pixel 2	2		Р	ixel 13	31	P	Pixel 13	32		
		•	_		_	_		_		•					,	_'	
Gate Out Source Out			S1	S2	S3	S4	S5	S6		S391	S392	S393	S394	S395	S396		
		'.A MY=' 1 '	RGB=0	<b>\</b>	KGB=1	ŘGB=0	<b>\</b>	KGB=1	RGB Order	RGB=0	<b>\</b>	KGB=1	KGB=0	<b>)</b>  {	KGB=1	S ML=' 0 '	A ML=' 1 '
1	0	161	R0	G0	В0	R1	G1	B1		R131	G131	B131	R132	G132	B132	0	161
2	1	160														1	160
3	2	159														2	159
4	3	158														3	158
5	4	157														4	157
6	5	156														5	156
7	6	155														6	155
8	7	154														7	154
- 1	- 1	- 1	- 1	- 1	- 1	- 1	-1	-1	- 1	-1	- 1	- 1	- 1	- 1	- 1	- 1	- 1
- 1	I	I	- 1	- 1	- 1	- 1	- 1	-1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	I	I
1	- 1	ı	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	ı	I
1	- 1	ı	- 1	1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1		- 1	- 1	ı	I
155	154	7														154	7
156	155	6														155	6
157	156	5														156	5
158	157	4														157	4
159	158	3														158	3
160	159	2														159	2
161	160	1														160	1
162	161	0									100			101		161	0
	CA	MX=' 0 ' MX=' 1 '		0 131			130				130			131			

Note

RA = Row Address,

CA = Column Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command


RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command

### 9.9.5 Normal Display On or Partial Mode On


### 9.9.6 When using 128RGB x 160 resolution (GM[1:0] = "11")

In this mode, the content of the frame memory within an area where column pointer is 00h to 7Fh and page pointer is 00h to 9Fh is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, row pointer) = (0, 0).

1). Example for Normal Display On (MX=MY=ML='0', SMX=SMY='0')



2). Example for Partial Display On (PSL[7:0]=04h,PEL[7:0]=9Bh, MX=MV=ML='0',SMX=SMY='0')







### 9.9.7 When using 132RGB x 162 resolution (GM[1:0] = "00")

In this mode, contents of the frame memory within an area where column pointer is 00h to 83h and page pointer is 00h to A1h is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, row pointer) = (0, 0)

1). Example for Normal Display On (MX=MY=ML='0', SMX=SMY='0')



2). Example for Partial Display On (PSL[7:0]=04h,PEL[7:0]=9Dh, MX=MV=ML='0', SMX=SMY='0')





### 9.10 Address Counter

The address counter sets the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected (RGB 6-6-6-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=131 (83h) and Y=0 to Y=161 (A1h). Addresses outside these ranges are not allowed. Before writing to the RAM, a window must be defined that will be written. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=127 (83h), YE=161 (A1h).

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS).

For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET and MADCTL" (see section 10 command list), define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Section 9.10 show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data bust be rewritten to the display RAM.

For each image condition, the controls for the column and row counters apply as section 9.11 below

Condition	Column Counter	Row Counter
When RAMWR/RAMRD command is accepted	Return to "Start Column (XS)"	Return to "Start Row (YS)"
Complete Pixel Read / Write action	Increment by 1	No change
The Column counter value is larger than "End Column (XE)"	Return to "Start Column (XS)"	Increment by 1
The Column counter value is larger than "End Column (XE)" and the Row counter value is larger than "End Row (YE)"	Return to "Start Column (XS)"	Return to "Start Row (YS)"



### 9.11 Memory Data Write/ Read Direction

The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, bits B5 (MV), B6 (MX), B7 (MY) as described below.




Figure 9.11.1Data streaming order

# 9.11.1 When 128RGBx160 (GM= "11")

MV	MX	MY	CASET	RASET				
0	0	0	Direct to Physical Column Pointer	Direct to Physical Row Pointer				
0	0	1	Direct to Physical Column Pointer	Direct to (159-Physical Row Pointer)				
0	1	0	Direct to (127-Physical Column Pointer)	Direct to Physical Row Pointer				
0	1	1	Direct to (127-Physical Column Pointer)	Direct to (159-Physical Row Pointer)				
1	0	0	Direct to Physical Row Pointer	Direct to Physical Column Pointer				
1	0	1	Direct to (159-Physical Row Pointer)	Direct to Physical Column Pointer				
1	1	0	Direct to Physical Row Pointer	Direct to (127-Physical Column Pointer)				
1	1	1	Direct to (159-Physical Row Pointer)	Direct to (127-Physical Column Pointer)				

# 9.11.2 When 132RGBx162 (GM= "00")

MV	MX	MY	CASET	RASET					
0	0	0	Direct to Physical Column Pointer	Direct to Physical Row Pointer					
0	0	1	Direct to Physical Column Pointer	Direct to (161-Physical Row Pointer)					
0	1	0	Direct to (131-Physical Column Pointer)	Direct to Physical Row Pointer					
0	1	1	Direct to (131-Physical Column Pointer)	Direct to (161-Physical Row Pointer)					
1	0	0	Direct to Physical Row Pointer	Direct to Physical Column Pointer					
1	0	1	Direct to (161-Physical Row Pointer)	Direct to Physical Column Pointer					
1	1	0	Direct to Physical Row Pointer	Direct to (131-Physical Column Pointer)					
1	1	1	Direct to (161-Physical Row Pointer)	Direct to (131-Physical Column Pointer)					

Note: Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7 (MY), B6 (MX), B5 (MV). The write order for each pixel unit is

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В5	В4	В3	В2	B1	В0

One pixel unit represents 1 column and 1page counter value on the Frame Memory.

# 9.11.3 Frame Data Write Direction According to the MADCTL parameters (MV, MX and MY)

Display Data Direction		meter	L	Image in the Host (MPU)	Image in the Driver (DDRAM)
'	MV	MX	MY		
Normal	0	0	0	B	H/W position (0,0)  X-Y address (0,0)
				E	E
Y-Mirror	0	0	1	<b>B</b> → <b>E</b>	H/W position (0,0)
				B	[H/W position (0,0)] → <b>★</b> B ← X-Y address (0,0)
X-Mirror	0	1	0	<b>—</b>	
				B	H/W position (0,0)
X-Mirror Y-Mirror	0	1	1	F	<b>B</b>
				B	H/W position (0,0)
X-Y Exchange	1	0	0	<b>□</b>	X-Y address (0,0)
X-Y Exchange Y-Mirror	1	0	1	B	H/W position (0,0)
				B	H/W position (0,0)
X-Y Exchange X-Mirror	1	1	0	<b>— — — — — — — — — —</b>	
X-Y Exchange X-Mirror Y-Mirror	1	1	1	B E	H/W position (0,0)  E  A  A  X-Y address (0,0)




H-sync pulses per field.

### 9.12 Tearing Effect Output Line


The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

### 9.12.1 Tearing Effect Line Modes

Mode 1, the Tearing Effect Output signal consists of V-Blanking Information only:



Mode 2, the Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 162



line


line

line

thdh= The LCD display is not updated from the Frame Memory thdl= The LCD display is updated from the Frame Memory (except Invisible Line – see above)

line

line




Note: During Sleep In Mode, the Tearing Output Pin is active Low.



# 9.12.2 Tearing Effect Line Timings

The Tearing Effect signal is described below:



Symbol	Parameter	min	max	unit	description
tvdl	Vertical Timing Low Duration	13	-	ms	
tvdh	Vertical Timing High Duration	1000	-	μs	
thdl	Horizontal Timing Low Duration	33	-	μs	
thdh	Horizontal Timing Low Duration	25	500	μs	

Table 9.12.1 AC characteristics of Tearing Effect Signal Idle Mode Off (Frame Rate = 60 Hz, Ta=25℃)


Note: The timings in Table 9.10.1 apply when MADCTL ML=0 and ML=1

The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.




The Tearing Effect Output Line is fed back to the MPU and should be used as shown below to avoid Tearing Effect:


# 9.12.3 Example 1: MPU Write is faster than panel read



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:



# 9.12.4 Example 2: MPU write is slower than panel read



The MPU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MPU to Frame memory write position.

Data to be sent B

a b c d e f B

Image on LCD A A A A B

### 9.13 Power ON/OFF Sequence

VDD must be powered on before the VDDI.

VDDI must be powered off before the VDD.


During power off, if LCD is in the Sleep Out mode, VDD and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

- Note 1: There will be no damage to the display module if the power sequences are not met.
- Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- Note 4: If RESX line is not held stable by host during Power On Sequence as defined in the sequence below, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

The power on/off sequence is illustrated below



#### 9.13.1 Uncontrolled Power Off

The uncontrolled power-off means a situation which removed a battery without the controlled power off sequence. It will neither damage the module or the host interface.

If uncontrolled power-off happened, the display will go blank and there will not any visible effect on the display (blank display) and remains blank until "Power On Sequence" powers it up.



### 9.14 Power Level Definition

#### 9.14.1 Power Level

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption

1. Normal Mode On (full display), Idle Mode Off, Sleep Out. In this mode, the display is able to show maximum 262,144 colors.

### 2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display area is used but with 8 colors.

### 4. Partial Mode On, Idle Mode On, Sleep Out.

In this mode, part of the display is used but with 8 colors.

#### 5. Sleep In Mode

In this mode, the DC: DC converter, internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.


### 6. Power Off Mode

In this mode, both VDD and VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.



# 9.14.2 Power Flow Chart





# 9.15 Reset Table

# 9.15.1 Reset Table (Default Value, GM[1:0]="11", 128RGB x 160)

Item	After Power On	After H/W Reset	After S/W Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display On/Off	Off	Off	Off
Display mode (normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address (XS)	0000h	0000h	0000h
Column: End Address (XE)	007Fh	007Fh	007Fh (127d) (when MV=0)
Column. End Address (AE)	007FII	007FII	009Fh (159d) (when MV=1)
Row: Start Address (YS)	0000h	0000h	0000h
Row: End Address (YE)	009Fh	009Fh	009Fh (159d) (when MV=0)
Now. Elia Address (TE)	009111	009111	007Fh (127d) (when MV=1)
Gamma setting	GC0	GC0	GC0
RGB for 4k and 65k Color Mode	Random values	Random values	No Change
Partial: Start Address (PSL)	0000h	0000h	0000h
Partial: End Address (PEL)	009Fh	009Fh	009Fh
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode (*1)	0 (Mode1)	0 (Mode1)	0 (Mode1)
Memory Data Access Control (MY/MX/MV/ML/RGB)	0/0/0/0/0	0/0/0/0/0	No Change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDPM	08h	08h	08h
RDDMADCTL	00h	00h	No Change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
ID2	NV value	NV value	NV value
ID3	NV value	NV value	NV value

Note: TE Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only

# ST7735R

# 9.15.2 Reset Table (GM[1:0]= "00", 132RGB x 162)

Item	After Power On	After H/W Reset	After S/W Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display On/Off	Off	Off	Off
Display mode (normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address (XS)	0000h	0000h	0000h
Column: End Address (XE)	0083h	0083h	0083h (131d) (when MV=0) 00A1h (161d) (when MV=1)
Row: Start Address (YS)	0000h	0000h	0000h
Row: End Address (YE)	00A1h	00A1h	00A1h (161d) (when MV=0) 0083h (131d) (when MV=1)
Gamma setting	GC0	GC0	GC0
RGB for 4k and 65k Color Mode	Random values	Random values	No Change
Partial: Start Address (PSL)	0000h	0000h	0000h
Partial: End Address (PEL)	00A1h	00A1h	00A1h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode (*1)	0 (Mode1)	0 (Mode1)	0 (Mode1)
Memory Data Access Control (MY/MX/MV/ML/RGB)	0/0/0/0/0	0/0/0/0/0	No Change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDPM	08h	08h	08h
RDDMADCTL	00h	00h	No Change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
ID2	NV value	NV value	NV value
ID3	NV value	NV value	NV value

Note: TE Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only



#### 9.16 Module Input/Output Pins

## 9.16.1 Output or Bi-directional (I/O) Pins


Output or Bi-directional pins	After Power On	After Hardware Reset	After Software Reset
TE	Low	Low	Low
D7 to D0 (Output driver)	High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)

Input pins	During Power On Process	After Power On	After Hardware Reset	After Software Reset	During Power Off Process
RESX	See 9.14	Input valid	Input valid	Input valid	See 9.14
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D7 to D0	Input invalid	Input valid	Input valid	Input valid	Input invalid

Note: There will be no output from D7-D0 during Power On/Off sequence, Hardware Reset and Software Reset.



#### 9.17 Reset Timing



Related Pins	Symbol	Parameter	MIN	MAX	Unit
	tRESW	Reset pulse duration	10		us
RESX	tREST	Reset cancel	-	5	ms
	INEST	Reset Caricer		120	ms


Table 9.17.1 Reset timing

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.



#### 9.18 Color Depth Conversion Look Up Tables

## 9.18.1 65536 Color to 262,144 Color

Color	Look Up Table Output	RGBSET	Look Up Table Input Data
00.01	Frame Memory Data (6-bits)	Parameter	65k Color (5-bits)
	R005 R004 R003 R002 R001 R000	1	00000
	R015 R014 R013 R012 R011 R010	2	00001
	R025 R024 R023 R022 R021 R020	3	00010
	R035 R034 R033 R032 R031 R030	4	00011
	R045 R044 R043 R042 R041 R040	5	00100
	R055 R054 R053 R052 R051 R050	6	00101
	R065 R064 R063 R062 R061 R060	7	00110
	R075 R074 R073 R072 R071 R070	8	00111
	R085 R084 R083 R082 R081 R080	9	01000
	R095 R094 R093 R092 R091 R090	10	01001
	R105 R104 R103 R102 R101 R100	11	01010
	R115 R114 R113 R112 R111 R110	12	01011
	R125 R124 R123 R122 R121 R120	13	01100
	R135 R134 R133 R132 R131 R130	14	01101
	R145 R144 R143 R142 R141 R140	15	01110
RED	R155 R154 R153 R152 R151 R150	16	01111
I ILL	R165 R164 R163 R162 R161 R160	17	10000
	R175 R174 R173 R172 R171 R170	18	10001
	R185 R184 R183 R182 R181 R180	19	10010
	R195 R194 R193 R192 R191 R190	20	10011
	R205 R204 R203 R202 R201 R200	21	10100
	R215 R214 R213 R212 R211 R210	22	10101
	R225 R224 R223 R222 R221 R220	23	10110
	R235 R234 R233 R232 R231 R230	24	10111
	R245 R244 R243 R242 R241 R240	25	11000
	R255 R254 R253 R252 R251 R250	26	11001
	R265 R264 R263 R262 R261 R260	27	11010
	R275 R274 R273 R272 R271 R270	28	11011
	R285 R284 R283 R282 R281 R280	29	11100
	R295 R294 R293 R292 R291 R290	30	11101
	R305 R304 R303 R302 R301 R300	31	11110
	R315 R314 R313 R312 R311 R310	32	11111

Color	Look Up Table Output	RGBSET	Look Up Table Input Data
	Frame Memory Data (6-bits)	Parameter	65k Color (5-bits)
GREEN	G005 G004 G003 G002 G001 G000	33	000000
	G015 G014 G013 G012 G011 G010	34	000001
	G025 G024 G023 G022 G021 G020	35	000010
	G035 G034 G033 G032 G031 G030	36	000011
	G045 G044 G043 G042 G041 G040	37	000100
	G055 G054 G053 G052 G051 G050	38	000101
	G065 G064 G063 G062 G061 G060	39	000110
	G075 G074 G073 G072 G071 G070	40	000111
	G085 G084 G083 G082 G081 G080	41	001000
	G095 G094 G093 G092 G091 G090	42	001001
	G105 G104 G103 G102 G101 G100	43	001010
	G115 G114 G113 G112 G111 G110	44	001011
	G125 G124 G123 G122 G121 G120	45	001100
	G135 G134 G133 G132 G131 G130	46	001101
	G145 G144 G143 G142 G141 G140	47	001110
	G155 G154 G153 G152 G151 G150	48	001111
	G165 G164 G163 G162 G161 G160	49	010000
	G175 G174 G173 G172 G171 G170	50	010001
	G185 G184 G183 G182 G181 G180	51	010010
	G195 G194 G193 G192 G191 G190	52	010011
	G205 G204 G203 G202 G201 G200	53	010100

G215 G214 G213 G212 G211 G210	54	010101
G225 G224 G223 G222 G221 G220	55	010110
G235 G234 G233 G232 G231 G230	56	010111
G245 G244 G243 G242 G241 G240	57	011000
G255 G254 G253 G252 G251 G250	58	011001
G265 G264 G263 G262 G261 G260	59	011010
G275 G 274 G273 G272 G271 G270	60	011011
G285 G 284 G283 G282 G281 G280	61	011100
G295 G 294 G293 G292 G291 G290	62	011101
G305 G 304 G303 G302 G301 G300	63	011110
G315 G 314 G313 G312 G311 G310	64	011111
G325 G324 G323 G322 G321 G320	65	100000
G335 G334 G333 G332 G331 G330	66	100001
G345 G344 G343 G342 G341 G340	67	100010
G355 G354 G353 G352 G351 G350	68	100011
G365 G364 G363 G362 G361 G360	69	100100
G375 G374 G373 G372 G371 G370	70	100101
G385 G384 G383 G382 G381 G380	71	100110
G395 G394 G393 G392 G391 G390	72	100111
G405 G404 G403 G402 G401 G400	73	101000
G415 G414 G413 G412 G411 G410	74	101001
G425 G424 G423 G422 G421 G420	75	101010
G435 G434 G433 G432 G431 G430	76	101011
G445 G444 G443 G442 G441 G440	77	101100
G455 G454 G453 G452 G451 G450	78	101101
G465 G464 G463 G462 G461 G460	79	101110
G475 G474 G473 G472 G471 G470	80	101111
G485 G484 G483 G482 G481 G480	81	110000
G495 G494 G493 G492 G491 G490	82	110001
G505 G504 G503 G502 G501 G500	83	110010
G515 G514 G513 G512 G511 G510	84	110011
G525 G524 G523 G522 G521 G520	85	110100
G535 G534 G533 G532 G531 G530	86	110101
G545 G544 G543 G542 G541 G540	87	110110
G555 G554 G553 G552 G551 G550	88	110111
G565 G564 G563 G562 G561 G560	89	111000
G575 G574 G573 G572 G571 G570	90	111001
G585 G584 G583 G582 G581 G580	91	111010
G595 G594 G593 G592 G591 G590	92	111011
G605 G604 G603 G602 G601 G600	93	111100
G615 G614 G613 G612 G611 G610	94	111101
G625 G624 G623 G622 G621 G620	95	111110
G635 G634 G633 G632 G631 G630	96	111111

Color	Look Up Table Output Frame Memory Data (6-bits)	RGBSET Parameter	Look Up Table Input Data 65k Color (5-bits)
BLUE	B005 B004 B003 B002 B001 B000	97	00000
	B015 B014 B013 B012 B011 B010	98	00001
	B025 B024 B023 B022 B021 B020	99	00010
	B035 B034 B033 B032 B031 B030	100	00011
	B045 B044 B043 B042 B041 B040	101	00100
	B055 B054 B053 B052 B051 B050	102	00101
	B065 B064 B063 B062 B061 B060	103	00110
	B075 B074 B073 B072 B071 B070	104	00111
	B085 B084 B083 B082 B081 B080	105	01000
	B095 B094 B093 B092 B091 B090	106	01001
	B105 B104 B103 B102 B101 B100	107	01010
	B115 B114 B113 B112 B111 B110	108	01011
	B125 B124 B123 B122 B121 B120	109	01100
	B135 B134 B133 B132 B131 B130	110	01101
	B145 B144 B143 B142 B141 B140	111	01110
	B155 B154 B153 B152 B151 B150	112	01111
	B165 B164 B163 B162 B161 B160	113	10000

B175 B174 B173 B172 B171 B170	114	10001
B185 B184 B183 B182 B181 B180	115	10010
B195 B194 B193 B192 B191 B190	116	10011
B205 B204 B203 B202 B201 B200	117	10100
B215 B214 B213 B212 B211 B210	118	10101
B225 B224 B223 B222 B221 B220	119	10110
B235 B234 B233 B232 B231 B230	120	10111
B245 B244 B243 B242 B241 B240	121	11000
B255 B254 B253 B252 B251 B250	122	11001
B265 B264 B263 B262 B261 B260	123	11010
B275 B274 B273 B272 B271 B270	124	11011
B285 B284 B283 B282 B281 B280	125	11100
B295 B294 B293 B292 B291 B290	126	11101
B305 B304 B303 B302 B301 B300	127	11110
B315 B314 B313 B312 B311 B310	128	11111

#### 9.18.2 4096 Color to 262,144 Color

Color	Look Up Table Output	RGBSET	Look Up Table Input Data			
00101	Frame Memory Data (6-bits)	Parameter	4k Color (4-bits)			
	R005 R004 R003 R002 R001 R000	1	0000			
	R015 R014 R013 R012 R011 R010	2	0001			
	R025 R024 R023 R022 R021 R020	3	0010			
	R035 R034 R033 R032 R031 R030	4	0011			
	R045 R044 R043 R042 R041 R040	5	0100			
	R055 R054 R053 R052 R051 R050	6	0101			
	R065 R064 R063 R062 R061 R060	7	0110			
	R075 R074 R073 R072 R071 R070	8	0111			
	R085 R084 R083 R082 R081 R080	9	1000			
RED	R095 R094 R093 R092 R091 R090	10	1001			
	R105 R104 R103 R102 R101 R100	11	1010			
	R115 R114 R113 R112 R111 R110	12	1011			
	R125 R124 R123 R122 R121 R120	13	1100			
	R135 R134 R133 R132 R131 R130	14	1101			
	R145 R144 R143 R142 R141 R140	15	1110			
	R155 R154 R153 R152 R151 R150	16	1111			
	R165 R164 R163 R162 R161 R160	17				
			Not used			
	R315 R314 R313 R312 R311 R310	32				
	G005 G004 G003 G002 G001 G000	33	0000			
	G015 G014 G013 G012 G011 G010	34	0001			
	G025 G024 G023 G022 G021 G020	35	0010			
	G035 G034 G033 G032 G031 G030	36	0011			
	G045 G044 G043 G042 G041 G040	37	0100			
	G055 G054 G053 G052 G051 G050	38	0101			
	G065 G064 G063 G062 G061 G060	39	0110			
	G075 G074 G073 G072 G071 G070	40	0111			
	G085 G084 G083 G082 G081 G080	41	1000			
GREEN	G095 G094 G093 G092 G091 G090	42	1001			
	G105 G104 G103 G102 G101 G100	43	1010			
	G115 G114 G113 G112 G111 G110	44	1011			
	G125 G124 G123 G122 G121 G120	45	1100			
	G135 G134 G133 G132 G131 G130	46	1101			
	G145 G144 G143 G142 G141 G140	47	1110			
	G155 G154 G153 G152 G151 G150	48	1111			
	G165 G164 G163 G162 G161 G160	49				
			Not used			
	G635 G634 G633 G632 G631 G630	96				
	B005 B004 B003 B002 B001 B000	97	0000			
	B015 B014 B013 B012 B011 B010	98	0001			
	B025 B024 B023 B022 B021 B020	99	0010			
	B035 B034 B033 B032 B031 B030	100	0011			
	B045 B044 B043 B042 B041 B040	101	0100			
	B055 B054 B053 B052 B051 B050	102	0101			
	B065 B064 B063 B062 B061 B060	103	0110			
	B075 B074 B073 B072 B071 B070	104	0111			
	B085 B084 B083 B082 B081 B080	105	1000			
BLUE	B095 B094 B093 B092 B091 B090	106	1001			
	B105 B104 B103 B102 B101 B100	107	1010			
	B115 B114 B113 B112 B111 B110	108	1011			
	B125 B124 B123 B122 B121 B120	109	1100			
	B135 B134 B133 B132 B131 B130	110	1101			
	B145 B144 B143 B142 B141 B140	111	1110			
	B155 B154 B153 B152 B151 B150	112	1111			
	B165 B164 B163 B162 B161 B160	113				
	T		Not used			
	B315 B314 B313 B312 B311 B310	128	]			



## 10 Command

## 10.1 System function Command List and Description

Table 10.1.1 System Function command List (1)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function				
NOP	10.1.1	0	<b>↑</b>	1	-	0	0	0	0	0	0	0	0	(00h)	No Operation				
SWRESET	10.1.2	0	<b>↑</b>	1	-	0	0	0	0	0	0	0	1	(01h)	Software reset				
		0	1	1	-	0	0	0	0	0	1	0	0	(04h)	Read Display ID				
		1	1	1	-	-	-	-	-	-	-	-	-		Dummy read				
RDDID	10.1.3	1	1	1	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		ID1 read				
		1	1	1	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20		ID2 read				
		1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		ID3 read				
		0	<b>↑</b>	1	-	0	0	0	0	1	0	0	1	(09h)	Read Display Status				
		1	1	1	-	-	ı	-		-	-	-	-		Dummy read				
RDDST	10.1.4	1	1	1	-	BSTON	MY	MX	MV	ML	RGB	МН	ST24		-				
KDD01	10.1.4	1	1	1	-	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON		-				
						1	1	1	-	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2		-
		1	1	1	-	GCS1	GCS0	TEM	ST4	ST3	ST2	ST1	ST0		-				
	10.1.5	0	<b>↑</b>	1	-	0	0	0	0	1	0	1	0	(0Ah)	Read Display Power				
RDDPM		1	1	1	-	-	-	-	-	-	-	-	-		Dummy read				
		1	1	1	-	BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	-	-		-				
RDD		0	<b>↑</b>	1	-	0	0	0	0	1	0	1	1	(0Bh)	Read Display				
MADCTL	10.1.6	1	1	1	-	-	ı	-	ı	-	-	-	-		Dummy read				
		1	1	1	-	MY	MX	MV	ML	RGB	MH	-	-		-				
RDD		0	1	1	-	0	0	0	0	1	1	0	0	(0Ch)	Read Display Pixel				
COLMOD	10.1.7	10.1.7	1	1	1	-	-	ı	-	-	-	-	-	-		Dummy read			
		1	1	1	-	0	0	0	0	-	IFPF2	IFPF1	IFPF0		-				
		0	<b>↑</b>	1	-	0	0	0	0	1	1	0	1	(0Dh)	Read Display Image				
RDDIM	10.1.8	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read				
		1	1	1	-	VSSON	D6	INVON	-	-	GCS2	GCS1	GCS0		-				
		0	1	1	-	0	0	0	0	1	1	1	0	(0Eh)	Read Display Signal				
RDDSM	10.1.9	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read				
		1	1	1	-	TEON	TEM	-	-	-	-	-	-		-				

<sup>&</sup>quot;-": Don't care

Table 10.1.2 System Function command List (2)

Instruction	Refer	D/C	WR	RDX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
SLPIN	10.1.10	0	<b>↑</b>	1	-	0	0	0	1	0	0	0	0	(10h)	Sleep in & booster off
SLPOUT	10.1.11	0	<b>↑</b>	1	-	0	0	0	1	0	0	0	1		Sleep out & booster on
PTLON	10.1.12	0	<b>↑</b>	1	-	0	0	0	1	0	0	1	0		Partial mode on
NORON	10.1.13	0	1	1	-	0	0	0	1	0	0	1	1	(13h)	Partial off (Normal)
INVOFF	10.1.14	0	1	1	-	0	0	1	0	0	0	0	0	(20h)	Display inversion off
INVON	10.1.15	0	1	1	-	0	0	1	0	0	0	0	1	(21h)	Display inversion on
GAMSET	10.1.16	0	1	1	-	0	0	1	0	0	1	1	0	(26h)	Gamma curve select
OAMOLI	10.1.10	1	1	1	-	-	-	-	-	GC3	GC2	GC1	GC0		-
DISPOFF	10.1.17	0	1	1	-	0	0	1	0	1	0	0	0	(28h)	Display off
DISPON	10.1.18	0	1	1	-	0	0	1	0	1	0	0	1	(29h)	Display on
		0	1	1	-	0	0	1	0	1	0	1	0	(2Ah)	Column address set
		1	1	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8		X address start: 0≦XS≦X
CASET	10.1.19	1	1	1	-	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0		/ ddd:000 0td:ti 0 = / t0 = /
		1	1	1	-	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8		X address end: S≨XE≨X
		1	1	1	-	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0		, αααιουσ σ.ια. σ <u>φ</u> , κ <u>α</u> φ, κ
		0	1	1	-	0	0	1	0	1	0	1	1	(2Bh)	Row address set
		1	1	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8		Y address start: 0≦YS≦Y
RASET	10.1.20	1	1	1	-	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0		
		1	1	1	-	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8		Y address end:S≦YE≦Y
		1	1	1	-	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		
RAMWR	10.1.21	0	1	1	-	0	0	1	0	1	1	0	0	(2Ch)	Memory write
	10.11.21	1	1	1	-	D7	D6	D5	D4	D3	D2	D1	D0		Write data
		0	1	1	-	0	0	1	0	1	1	0	1	(2Dh)	LUT for 4k,65k,262k color
		1	1	1	-	-	-	R005	R004	R003	R002	R001	R000		Red tone 0
		1	1	1	-	-	-	:	:	:	:	:	:		:
		1	1	1	-	-	-	Ra5	Ra4	Ra3	Ra2	Ra1	Ra0		Red tone "a"
RGBSET	10.1.22	1	1	1	-	-	-	G005	G004	G003	G002	G001	G000		Green tone 0
		1	1	1	-	-	-	:	:	:	:	:	:		:
		1	1	1	-	-	-	Gb5	Gb4	Gb3	Gb2	Gb1	Gb0		Green tone "b"
		1	1	1	-	-	-	B005	B004	B003	B002	B001	B000		Blue tone 0
		1	1	1	-	-	-	:	:	:	:	:	:		:
		1	1	1	-	-	-	Bc5	Bc4	Bc3	Bc2	Bc1	Bc0		Blue tone "c"
		0	1	1	-	0	0	1	0	1	1	1	0	(2Eh)	Memory read
RAMRD	10.1.23	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	<b>↑</b>	-	D7	D6	D5	D4	D3	D2	D1	D0		Read data

<sup>&</sup>quot;-": Don't care

Table 10.1.3 System Function command List (3)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	1	1	-	0	0	1	1	0	0	0	0	(30h)	Partial start/end address set
		1	1	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8		Partial start address (0,1,2,P)
PTLAR	10.1.24	1	1	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0		r artial start address (0,1,2, )
		1	1	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8		Partial end address (0,1,2,, P)
		1	1	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0		r artial end address (0,1,2,, 1 )
TEOFF	10.1.25	0	<b>↑</b>	1	-	0	0	1	1	0	1	0	0	(34h)	Tearing effect line off
		0	1	1	-	0	0	1	1	0	1	0	1	(35h)	Tearing effect mode set & on
TEON	10.1.26														Mode1: TEM="0"
12014	10.1.20	1	1	1	-	-	-	-	-	-	-	-	TEM		Mode2: TEM="1"
MADCTL	10.1.27	0	1	1	-	0	0	1	1	0	1	1	0	(36h)	Memory data access control
MADCIL	10.1.27	1	1	1	-	MY	MX	MV	ML	RGB	МН	-	-		-
IDMOFF	10.1.28	0	1	1	-	0	0	1	1	1	0	0	0	(38h)	Idle mode off
IDMON	10.1.29	0	1	1	-	0	0	1	1	1	0	0	1	(39h)	Idle mode on
COLMOD	10 1 20	0	1	1	-	0	0	1	1	1	0	1	0	(3Ah)	Interface pixel format
COLINIOD	10.1.30	1	1	1	-	-	ı	i	ı	1	IFPF2	IFPF1	IFPF0		Interface format
		0	1	1	-	1	1	0	1	1	0	1	0	(DAh)	Read ID1
RDID1	10.1.31	1	1	<b>↑</b>	-	-	ı	i	ı	1	-	-	-		Dummy read
		1	1	<b>↑</b>	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		Read parameter
		0	<b>↑</b>	1	-	1	1	0	1	1	0	1	1		Read ID2
RDID2	10.1.32	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	<b>↑</b>	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20		Read parameter
		0	1	1	-	1	1	0	1	1	1	0	0		Read ID3
RDID3	10.1.33	1	1	<b>1</b>	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		Read parameter

<sup>&</sup>quot;-": Don't care

- Note 1: After the H/W reset by RESX pin or S/W reset by SWRESET command, each internal register becomes default state (Refer "RESET TABLE" section)
- Note 2: Undefined commands are treated as NOP (00 h) command.
- Note 3: B0 to D9 and DA to F are for factory use of driver supplier.
- Note 4: Commands 10h, 12h, 13h, 20h, 21h, 26h, 28h, 29h, 30h, 33h, 36h (ML parameter only), 37h, 38h and 39h are updated during V-sync when Module is in Sleep Out Mode to avoid abnormal visual effects. During Sleep In mode, these commands are updated immediately. Read status (09h), Read Display Power Mode (0Ah), Read Display MADCTL (0Bh), Read Display Pixel Format (0Ch), Read Display Image Mode (0Dh), Read Display Signal Mode (0Eh).

#### 10.1.1 NOP (00h)

00H	NOP (No Operation)														
Inst / Para	D/CX WRX RDX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX														
NOP	0	0 ↑ 1 - 0 0 0 0 0 0 0 (00h)													
Parameter	No Parai	lo Parameter -													
Description	This com	This command is empty command.													

<sup>&</sup>quot;-" Don't care

## 10.1.2 SWRESET (01h): Software Reset

01H	SWRES	ET (Softw	are Rese	et)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SWRESET	0	<b>↑</b>	1	-	0	0	0	0	0	0	0	1	(01h)
Parameter	No Para	meter											-
	"-" Don't								1: 400				
December				_				essary to		nsec befo	re sendin	ig next co	mmand.
Description						_		ng 120ms de, it will I		ory to wa	it 120ms	oc hoforo	condina
			і із аррііс	d during c	sieep Oui	i Oi Dispia	ay Off Mo	ue, it will i	Je Hecess	sary to wa	11 1201115	ec belole	Seriality
	next con	nmand.											
Flow Chart				Dis bla	play who has screen by Set ommands to S/W Default Value be In Mo	ole en		Pa D See	mmand rameter isplay Action Mode				

10.1.3 RDI	DID (04	h): Rea	d Displ	ay ID									
04H	RDDID (	Read Dis	play ID)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDID	0	<b>↑</b>	1	-	0	0	0	0	0	1	0	0	(04h
1 <sup>st</sup> parameter	1	1	1	-	-	-	-	-	-	-	-	-	-
2 <sup>nd</sup> parameter	1	1	1	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	
3 <sup>rd</sup> parameter	1	1	1	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	
4 <sup>th</sup> parameter	1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	
Description	-The 1st -The 2nd -The 3rd -The 4th	paramete paramete ands RDID vely.	er is dumn er (ID17 t er (ID26 to	ny data o ID10): L o ID20): L o UD30): I	LCD mode CD mode LCD mode	ule's man ule/driver	ufacturer version ID	)	imeters 2,	3,4 of the	e commar	nd 04h,	
	Sta							Def	ault Value		D2	ID3	
Default	Pov	wer On Se	equence						0x5C		Value	NV Val	ue
	S/V	V Reset							0x5C		Value	NV Val	ue
	H/V	V Reset							0x5C		Value	NV Val	ue
Flow Chart		Re Re	ead 04h  ummy Clock  end 2nd rameter  end 3rd rameter			Rea  Du R	I/F M  ad 04h  with the day of th	Ho Disp			P	egend ommand arameter Display Action Mode	
		/	end 4th rameter		,	/	▼ nd 4th ameter					equential	

Description

#### 10.1.4 RDDST (09h): Read Display Status

09H	RDDST (	Read Dis	play Statu	ıs)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDST	0	1	1	ı	0	0	0	0	1	0	0	1	(09h)
1 <sup>st</sup> parameter	1	1	1	-	-	-	-	-	-	-	-	-	-
2 <sup>nd</sup> parameter	1	1	1	-	BSTON	MY	MX	MV	ML	RGB	МН	ST24	
3 <sup>rd</sup> parameter	1	1	1	-	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON	
4 <sup>th</sup> parameter	1	1	1	-	ST15	ST14	INVON	ST12	ST11	DISON	TEON	GCS2	
5 <sup>th</sup> parameter	1	1	1	-	GCS1	GCS0	TEM	ST4	ST3	ST2	ST1	ST0	

This command indicates the current status of the display as described in the table below:

Bit	Description	Value
BSTON	Booster Voltage Status	'1' =Booster on,
		'0' =Booster off
MY	Row Address Order (MY)	'1' =Decrement, (Bottom to Top, when MADCTL (36h) D7='1')
		'0' =Increment, (Top to Bottom, when MADCTL (36h) D7='0')
MX	Column Address Order (MX)	'1' =Decrement, (Right to Left, when MADCTL (36h) D6='1')
		'0' =Increment, (Left to Right, when MADCTL (36h) D6='1')
MV	Row/Column Exchange (MV)	'1' = Row/column exchange, (when MADCTL (36h) D5='1')
		'0' = Normal, (when MADCTL (36h) D5='0'
ML	Scan Address Order (ML)	'0' =Decrement,
		(LCD refresh Top to Bottom, when MADCTL (36h) D4='0')
		'1'=Increment,
		(LCD refresh Bottom to Top, when MADCTL (36h) D4='1')
RGB	RGB/ BGR Order (RGB)	'1' =BGR, (When MADCTL (36h) D3='1')
		'0' =RGB, (When MADCTL (36h) D3='0')
МН	Horizontal Order	'0' =Decrement,
		(LCD refresh Left to Right, when MADCTL (36h) D2='0')
		'1' =Increment,
		(LCD refresh Right to Left, when MADCTL (36h) D2='1')
ST24	For Future Use	'0'
ST23	For Future Use	·0·
IFPF2	Interface Color Pixel Format	"011" = 12-bit / pixel,
IFPF1	Definition	"101" = 16-bit / pixel,
IFPF0		"110" = 18-bit / pixel, others are no define
IDMON	Idle Mode On/Off	'1' = On, "0" = Off
PTLON	Partial Mode On/Off	'1' = On, "0" = Off
SLPOUT	Sleep In/Out	'1' = Out, "0" = In
NORON		'1' = Normal Display,
	Display Normal Mode On/Off	'0' = Partial Display
ST15	Vertical Scrolling Status (Not Used)	'1' = Scroll on,"0" = Scroll off
ST14	Horizontal Scroll Status (Not Used)	·0'
INVON	Inversion Status	'1' = On, "0" = Off
ST12	All Pixels On (Not Used)	'0'

_	•					
	DISON	Display On/Off	'1' = On, "0"	= Off		
ŀ	GCSEL2		"000" = GC0			
	GCSEL1		"001" = GC1			
		Gamma Curve Selection	"010" = GC2			
	GCSEL0		"011" = GC3			
			"100" to "111	" = Not defined		
Ŀ	TEM	Tearing effect line mode		'1' = mode2		
	ST4	For Future Use				
		For Future Use				
	ST0	For Future Use	'0'			
"_"	Don't care					
	Status		Default Value	ST31 to ST0)		
			ST[31-24]	ST[23-16]	ST[15-8]	ST[7-0]
	Power Or	n Sequence	0000-0000	0110-0001	0000-0000	0000-0000
	S/W Rese	et	0xxx0xx00	0xxx-0001	0000-0000	0000-0000
	H/W Res	et	0000-0000	0110-0001	0000-0000	0000-0000
		Dummy Clock  Send 2nd parameter  Send 3rd parameter  Send 4th parameter  Send 5th parameter	RDDST 09h  Dummy Read  Send 2nd parameter  Send 3rd parameter  Send 4th parameter  Send 4th parameter	7	Para Di A N Seq	gend nmand sameter splay ction lode quential sinster
		Power Or S/W Reso	TEON Tearing effect line on/off GCSEL2 GCSEL1 GGSEL0  TEM Tearing effect line mode ST4 For Future Use ST3 For Future Use ST2 For Future Use ST1 For Future Use ST0 For Future Use "-" Don't care  Status  Serial I/F Mode  RDDST 09h  Dummy Clock  Send 2nd parameter  Send 4th parameter  Send 5th	TEON	TEON	TEON

#### 10.1.5 RDDPM (0Ah): Read Display Power Mode

0AH	RDI	DPM	(Read Dis	play Pow	er Mode)									
Inst / Para		/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDPM		0	1	1	-	0	0	0	0	1	0	1	0	(0Ah)
1 <sup>st</sup> parameter		1	1	1	-	-	-	-	-	-	-	-	-	-
2 <sup>nd</sup> parameter		1	1	1		BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	D1	D0	
		Bit BS1	nmand ind care	Descri		Status	he displa	Value '1' =B '0' =B '1' = Id		On,	elow:			
Description		PTL	_ON	Partial	Mode Or	n/Off			Partial Mo					
	SLPON Sleep In/Out  '1' = Sleep Out,  '0' = Sleep In  '1' = Normal Display,													
		NOI	RON	Displa	y Normal	Mode On	/Off		Normal Dis					
		DIS	SON	Displa	y On/Off				Display Or Display Of					
		D1		Not Us	sed			'0'						
		D0		Not Us	sed			'0'						
		Sta	tus					Defau	lt Value (I	D7 to D0)				
Default		Pov	wer On Se	quence				0000_	.1000(08h	1)				
Derault		S/M	V Reset					0000_	1000(08h	1)				
		H/V	V Reset					0000_	1000(08h	n)				
Flow Chart				RDD	DPM 0Ah	ode		Dummy Read Send 2nd paramete	Ah			Display  Action  Mode  Gequential transter		

## 10.1.6 RDDMADCTL (0Bh): Read Display MADCTL

0BH	RDDM	ADCTL (	Read Disp	lay MAD0	CTL)								
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDMADCTL	0	<b>↑</b>	1	-	0	0	0	0	1	0	1	1	(0Bh)
1 <sup>st</sup> parameter	1	1	1	-	-	-	-	-	-	-	-	-	-
2 <sup>nd</sup> parameter	1	1	<b>1</b>		MY	MX	MV	ML	RGB	MH	D1	D0	
	This con "-" Don' Bit MX	t care			Order	the displa	Value  '1' = Rig '0' = Lef  '1' = Bot '0' = Top	t to Right to Right tom to To	(When M (When M op (When	MADCTL E	B6='0') B7='1') B7='0')		
Description	ML			umn Orde			'0' = No	rmal (MV ) Refresh	Bottom t	о Тор			
	RG	SB	RGB/BG	R Order				Refresh R, "0"=R0	Top to B	ottom			
	MH		Horizonta		n Order		LCD ho	rizontal re	efresh dire ntal refres	h Left to r	right		
	D1		Not Used	t l			'0'						
	D0		Not Used	d			'0'						
Default	Po S/	wer On S W Reset W Reset	Sequence				0000_00	Value (D 000 (00h) nge					
Flow Chart			DMADCTL  Send 2nd parameter	0Bh	P	RDDM	ADCTL 0B  Dummy Read  end 2nd rameter	7			egen Command Paramete Display Action Mode Sequentia		

#### 10.1.7 RDDCOLMOD (0Ch): Read Display Pixel Format


0CH	R	DDCO	LMOD (F	Read Disp	lav Pixel	Format)								
Inst / Para		/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDCOLMOD		0	<b>↑</b>	1	-	0	0	0	0	1	1	0	0	(0Ch)
1 <sup>st</sup> parameter		1	1	1	-	-	-	-	-	-	-	-	-	-
2 <sup>nd</sup> parameter		1	1	<b>↑</b>	-	0	0	0	0	-	IFPF2	IFPF1	IFPF0	
	Th			licates the		status of			ribed in t	he table l	pelow:			
			[2:0]			J Interfac	e Color Fo	ormat						
		011				oit/pixel								
Description		101				oit/pixel								
		110				oit/pixel								
		111			Noι	used								
	Otl	hers a	re no defi	ne and in	valid									
	"_	" Don'	t care											
		Stati	us				Default	Value						
							IFPF[2:	0]						
Default		Pow	er On Se	quence			0110 (1	8 bits/pix	el)					
		S/W	Reset				No Cha	inge						
		H/W	Reset				0110 (1	8 bits/pix	el)					
Flow Chart			RDI	OCOLMO 0Ch Veend 2nd arameter	OD OD	P	RDD	COLMOI 0Ch wummy Read	D H	ost splay		Para	ameter splay ction	

#### 10.1.8 RDDIM (0Dh): Read Display Image Mode

0DH	RD	DIM (	DDh): R	ead Display	y Image N	Mode								
Inst / Para		/CX	WRX		D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDIM		0	<b>↑</b>	1	-	0	0	0	0	1	1	0	1	(0Dh)
1 <sup>st</sup> parameter		1	1	1	-	-	-	-	-	-	-	-	-	-
2 <sup>nd</sup> parameter  Description		1 is com Don't Bit VSS D6 INV0 D4 D3	care	Description Reversed Reversed Inversion All Pixels	On/Off	status of	"O" "1" = "0" = "0" (N	Inversion Inversion Vot used)	is On,	D3	GCS2 below:	GCS1	GCS0	
	D3 All Pixels Off "0" (Not used)  GCS2 GCS1 Gamma Curve Selection GCS0 Gamma Curve Selection  "01" = GC1, "010" = GC2, "011" = GC3, "100" to "111" = Not defined  Status Default Value(D7 to D0)													
				<u> </u>										
Default		Pow	er On S	Sequence			0000	_0000 (00	n)					
		S/W	Reset				0000	_0000 (00	h)					
		H/W	Reset				0000	_0000 (00	h)					
Flow Chart				Serial I/F	DDh nd	e F	RE	DDIM ODN  Dummy Read  end 2nd arameter	H	ost play		Comm Param Displ Actio	eter day on the letter day	1 

#### 10.1.9 RDDSM (0Eh): Read Display Signal Mode

0EH	RDDSM	(0Eh): Re	ead Displa	ay Signal	Mode								
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDSM	0	1	1	-	0	0	0	0	1	1	1	0	(0Eh)
1 <sup>st</sup> parameter	1	1	1	-	-	-	-	-	-	-	-	-	-
2 <sup>nd</sup> parameter	1	1	1	-	TEON	TEM	D5	D4	D3	D2	D1	D0	
Description		care		e current on Effect Line	status of		lay as des	"1" = "0" = "1" =	the table  On, Off mode2, mode1 On, Off On, Off On, Off On, Off				
	D0		Not Used					"0" =					
	Stat	tus				De	fault Value	e(D7~D0)					
Default	Pov	ver On Se	equence			00	00_0000 (	00h)					
Delault	S/M	/ Reset				000	00_000 (	00h)					
	H/W	/ Reset				000	00_0000 (	00h)					



## 10.1.10 SLPIN (10h): Sleep In

10H		Sleep In)		l l	ı	1			1	1	ı		ı	
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
SLPIN	0	<u> </u>	1	-	0	0	0	1	0	0	0	0	(10h)	
Parameter	No Para												-	
Description								power cor oscillator i			el scanni	ng is stop	ped.	
Restriction	Commar	nd (11h).	ep Out or	· Display (	On mode,	it is nece	essary to	In mode. S wait 120n						
	Stat	tus						Default Va	alue					
Default	Pov	ver On Se	quence					Sleep in n	node					
Default	S/M	/ Reset						Sleep in n	node					
	H/W	Power On Sequence  Sleep in mode  Sleep in mode  Sleep in mode  Legend												
Flow Chart		b (Auto to [	isplay whank scrematic No DISP ON/Command	en effect OFF (s)				Stop DC-DC Converter  Stop Internal Dscillator  Page 1n Mod		Pa	ommand arameter Display Action Mode			

## 10.1.11 SLPOUT (11h): Sleep Out

11H	SI POL	JT (Sleep	Out)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SLPOUT	0	1	1	-	0	0	0	1	0	0	0	1	(11h)
Parameter	No Par	ameter						•					-
Description		ommand t				d, Internal	display	oscillator i	s started,	and pane	el scannin	g is starte	d.
Restriction	Comma -When I timing for	nd (10h). C is in Sle or the supp C is in Sle	ep In mo	de, it is ne es and clo r Display (	ecessary fock circuit	to wait 12 s. , it is nece	Omsec	out mode. So before send of wait 120m diagnostic	ding next	command	l because	of the sta	bilization
	Sta	atus						Default Va	alue				
Default	<del> </del>	wer On Se	equence					Sleep in n					
		N Reset N Reset						Sleep in n					
Flow Chart		Ir Os	Start thernal scillator  tart up oc:DC onverter  tharge offset tage for LCD or canel			scr (Au to	een for itomatic DISP (Comm	Memory nts In nce with rrent d table		Pa Se	ommand arameter Display Action Mode		

#### 10.1.12 PTLON (12h): Partial Display Mode On

12H	PTLON	l (12h): P	artial Dis	play Mode	On								
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PTLON	0	<b>↑</b>	1	-	0	0	0	1	0	0	1	0	(12h)
Parameter	No Par	ameter											-
Description		e Partial		Partial mode e Normal D	•				•		al Area o	command	I (30h)
Default	Pov S/V	wer On S V Reset V Reset	equence				N N	efault Valormal Molormal Molor	ode On				
Flow Chart	See Pa	rtial Are	a (30h)										

## 10.1.13 NORON (13h): Normal Display Mode On

13H	NORON	l (Normal	Display N	Mode On)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NORON	0	<b>↑</b>	1	-	0	0	0	1	0	0	1	1	(13h)
Parameter	No Para	ameter											=
Description	-Normal	display m	ode on m	display to eans Parti artial mod	al mode of	ff.	2h)						
Default	S/W	tus ver On Se / Reset / Reset	equence				No No	fault Val rmal Mo rmal Mo rmal Mo	de On de On				
Flow Chart	See Pa	rtial Area	ı Definitio	on Descri	ptions for	details	of whe	n to use	e this co	ommano	d		

#### 10.1.14 INVOFF (20h): Display Inversion Off

20H	IVNOF	F (Norma	l Display	Mode Off)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVOFF	0	1	1	-	0	0	1	0	0	0	0	0	(20h)
Parameter	No Par	ameter											-
Description	-This co "-" Don't		Top- (0,0)	Mem Left	mple)	y inversi	on mode	Displ	ay				
Default	Pov S/V	wer On S V Reset V Reset	equence					Default Va Display In Display In Display In	version o	off			
Flow Chart				Inversion Invers	<b>y</b> play			Pa D See	egence mmand rameter isplay Action Mode				

## 10.1.15 INVON (21h): Display Inversion On

21H	IVNOFF (	Display Inv	ersion On	)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVON	0	1	1	-	0	0	1	0	0	0	0	1	(21h)
Parameter	No Param	eter	•					•	•		•		-
	-To exit fro	m Display I		On, the Disp	lay Inve			and (20	h) shou	ıld be wı	ritten.		
Description	"-" Don't ca	Top-Left	(0,0)	(Examp Memory		10	$\triangleright$	Displ	ay				
Default	Powe S/W F H/W F	r On Seque Reset	ence				Displ Displ	ult Value ay Inver ay Inver ay Inver	sion off				
Flow Chart			<u>IN</u>	Display version OF Mode  VON (21h)  Display oversion Of Mode				Disp Acti	nand neter olay de				

#### 10.1.16 GAMSET (26h): Gamma Set

	GAMS	ET (Gamn	na Set)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
GAMSET	0	<b>↑</b>	1	-	0	0	1	0	0	1	1	0	(26h)
Parameter	1	<b>↑</b>	1	-	-	ı	-	-	GC3	GC2	GC1	GC0	
								the currer					n be
	GC	[7:0]	Parar	neter	Curve S	elected							
					GS=1				GS=0	)			
Description	01	h	GC0		Gamma	Curve 1	(G2.2)		Gamı	na Curve	1 (G1.0)	ı	
	02	h	GC1		Gamma	Curve 2	(G1.8)		Gamı	na Curve	2 (G2.5)	ı	
	04	h	GC2		Gamma	Curve 3	(G2.5)		Gamı	na Curve	3 (G2.2)	ı	
	08	h	GC3		Gamma	Curve 4	(G1.0)		Gamı	na Curve	4 (G1.8)		
	Note: A	l other val	ues are ι	ındefined	•								
		atus						Default Va	alue				
Default		wer On Se	equence					01h					
		V Reset V Reset						01h 01h					
Flow Chart				GAMSE 11 parar GC	st neter:			Paran	neter	 			

## 10.1.17 DISPOFF (28h): Display Off

28H	_	FF (Disp	olay Off)	_									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISPOFF	0	1	1	-	0	0	1	0	1	0	0	0	(28h)
Parameter		ameter				- N				I.			- /
Description	disable - This c - This c	ed and bl comman comman e will be	ank pag d makes d does n no abnor		e of contains any other	tents of frace of status.  on the displayed in the displa	ame men	nory.	de, the o	utput fror	n Frame	Memory	is
Default	Po'	wer On S W Reset W Reset		e				Default V Display of Display of	ff ff				
Flow Chart				Disp	olay On lode	F		P	egen ommar aramete Display Action Mode	er /			


## 10.1.18 DISPON (29h): Display On

29H	DISPO	N (Displa	y On)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISPON	0	<b>↑</b>	1	-	0	0	1	0	1	0	0	1	(29h)
Parameter	No Par	ameter											-
Description	- Outpu	it from the	e Frame makes n		enabled.	ts of frar							
Default	Po <sup>s</sup>	wer On S W Reset	equence		· · · · · ·		1	Default \Display o	off off				
Flow Chart					Display Mode  DISPO  Display Mode	ON On		Comr Parar  Disp Act	mand meter play ion de				

## 10.1.19 CASET (2Ah): Column Address Set


2AH	CASET	(Column	Address	Set)_									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
CASET(2Ah)	0	<b>↑</b>	1	-	0	0	1	0	1	0	1	0	(2Ah
1 <sup>st</sup> parameter	1	<b>↑</b>	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	
2 <sup>nd</sup> parameter	1	1	1	-	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	
3 <sup>rd</sup> parameter	1	1	1	-	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	
4 <sup>th</sup> parameter	1	<b>↑</b>	1	-	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	
Description	-Each			one col			n RAMWR Frame M		id comes.				
	When X	160 memo	r XE [15:	0] is great (GM = '11	er than m	naximum	address l		, data of	out of ran	nge will be	e ignored	
Restriction		_					)7Fh)): M\						
	(Parame	eter range	: 0 < XS	[15:0] < X	E [15:0] <	< 159 (00	9Fh)): M\	/="1")					
	2. 132X	162 mem	ory base	(GM = '00	)')								
	1												
	(Parame	eter range	0 < XS	15:01 < X	F [15:0] <	131 (00	183h))· M\	/="0")					
		_					)83h)): M\ )A1h)): M\						
		_											
	(Parame	eter range		[15:0] < X		< 161 (00		/="1")					
	(Parame	_				161 (00	)A1h)): M\	/="1") ue	7:0] (MV=	='0 ')	XE [7:	0] (MV='1	')
	(Parame	eter range		[15:0] < X	E [15:0] <	2 161 (00 XS	)A1h)): M\ efault Valu	/="1")	7:0] (MV= Fh (127)	='0 ')	XE [7:	0] (MV='1	')
Default	GM GM (12	eter range	: 0 < XS	[15:0] < X  Status  Power	E [15:0] <	De XS	OA1h)): M\ efault Valu S [7:0]	/="1")  ue  XE [  007]	- '	-'0 ')	XE [7:		')

GM Status	Status	]	Default Value		
Givi Status	Status	>	XS [7:0]	XE [7:0] (MV='0 ')	XE [7:0] (MV='1')
GM='11'	Power Or	n ,	0000h	007Fh (407)	
(128x160	Sequence		0000h	007Fh (127)	
memory base)	S/W Reset	(	0000h	007Fh (127)	009Fh (159)
	H/W Reset	(	0000h	007Fh (127)	
GM='00'	Power Or	n ,	00001	00001- (404)	
(132x162	Sequence		0000h	0083h (131)	
memory base)	S/W Reset	(	0000h	0083h (131)	00A1h (161)
	H/W Reset	(	0000h	0083h (131)	



## 10.1.20 RASET (2Bh): Row Address Set

2BH	RASET	(Row Add	ress Set	)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RASET (2Bh)	0	<b>↑</b>	1	-	0	0	1	0	1	0	1	1	(2Bh
1 <sup>st</sup> parameter	1	<b>↑</b>	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	
2 <sup>nd</sup> parameter	1	1	1	-	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	
3 <sup>rd</sup> parameter	1	1	1	-	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	
4 <sup>th</sup> parameter	1	1	1	-	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	
Description		lue repres		YE [7:0] ar				ommand	comes.				
Restriction	1. 128X1 (Paramei (Paramei 2. 132X1 (Paramei	60 memo ter range: ter range: 62 memo ter range:	ry base ( 0 < YS [ 0 < YS [ ry base ( 0 < YS [	o] are great GM = '11') 15:0] < YE 15:0] < YE GM = '00') 15:0] < YE 15:0] < YE	[15:0] < [15:0] <	159 (009 127 (007 161 (00A	Fh)): MV: Fh)): MV: 1h)): MV:	="0" ="1" ="0"	pelow, da	ta of out	of range	will be ig	nored.
	GM sta	tus	St	atus			t Value	VE	[45 O] (M	N	VE 145.	21 (1.0) ( 1.4	
	GM='11			ower	On	YS [15	.0]		[15:0] (M Fh (159)		TE [15:0	0] (MV='1	)
	(128x1)			equence							00751 (	4.07)	-
Default	memor	y base)		W Reset		0000h			Fh (159)		007Fh (	12/)	
orault	<u> </u>	2'		W Reset ower	On	0000h			)Fh (159) \1h (161)				
Joiault	GM='00					000011							
ociauli	GM='00 (132x10 memor	62	Se	equence W Reset		0000h		00.4	.1h (161)		0083h (	124)	_



## 10.1.21 RAMWR (2Ch): Memory Write

2CH	RAMWR (Memory Write)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RAMWR	0	\(\frac{1}{2}\)	1	- DIT-0	0	0	1	0	1	1	0	0	(2Ch)
1st parameter	1		1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	(2011)
	1	1	1	1							]		
Nth parameter	1	1	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	
·	In all color modes, there is no restriction on length of parameters.  1. 128X160 memory base (GM = '11')												
Description	128x160x18-bit memory can be written by this command  Memory range: (0000h, 0000h) -> (007Fh, 09Fh)  2. 132x162 memory base (GM = '00')  132x162x18-bit memory can be written on this command.  Memory range: (0000h, 0000h) -> (0083h, 00A1h)												
Default	Po S/	atus ower On S W Reset W Reset		9	(	Default Value  Contents of memory is set randomly  Contents of memory is not cleared  Contents of memory is not cleared							
Flow Chart					RAM\ Data D1Dn	[7:0],D2[ 7:0]	7:0]		Displa  Action  Mode	tter /			

#### 10.1.22 RGBSET (2Dh): Color Setting for 4K, 65K and 262K


CX WRX R  D						
1						
1						
1						
1						
1 ↑ ↑ 1 ↑ ↑						
1 ↑ ↑ ↑ 1 ↑ ↑ ↑ 1 ↑ ↑ ↑ 1 ↑ ↑ ↑ 1 ↑ ↑ ↑ 1 ↑ ↑ ↑ 1 ↑ ↑ ↑ ↑						
1 ↑ 1 ↑ 1 ↑ 1 ↑ 1 ↑ S command is used Bytes must be writing condition, 4K-condition, 4						
1 ↑ 1 ↑ 1 ↑ s command is used -Bytes must be writing condition, 4K-condition, 4K-condi						
s command is used as command is used as command is used as command has not ble change takes anot send any command send send send send send send send se						
Bytes must be writing condition, 4K-condition, 4K-conditio						
-Bytes must be writing condition, 4K-condition, 4K-conditi						
Status Power On Seque						
Power On Seque						
H/W Reset						
RGBSET (2Dh)  1st parameter: 128th parameter:						

#### 10.1.23 RAMRD (2Eh): Memory Read

2EH	RAMHD (M	lemory Re	ad)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
RAMHD	0	<b>↑</b>	1	-	0	0	1	0	1	1	1	0	(2Eh)		
1 <sup>st</sup> parameter	1	1	1	-	-	-	-	-	-	-	-	-			
2 <sup>nd</sup> parameter	1	1	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0			
	1	1	1												
(N+1)th parameter	-This comm	1 and is use	d to trans	D17-8 fer data fror	D7 n frame	D6 memor	D5 ry to MC	D4_ CU.	D3	D2	D1	D0			
Description	-When this of Row position -The Start C -Then D[17: section 9.10 -Frame Real -The data cocoding (18-the Note1: The LUT in chap	ns.  Column/Sta  O] is read  of can be of color coding oit cases),  Command	art Row po back from cancelled g is fixed to when the	the frame of the f	differen memory any oth eading t , 9, 16 a	er communication to the transfer of the transf	ordance e colum mand. . Please bit data	e with M n regist e see se lines fo	ADCTL er and t ection 9 r image	setting the row .8 "Data data.	register a color c	r increm	ented as		
Default	Status Power On Sequence S/W Reset H/W Reset							Default Value  Contents of memory is set randomly  Contents of memory is not cleared  Contents of memory is not cleared							
Flow Chart				RAMRD  Dummy  Image Data D1[7:0],D2[7:0]  Any Command			Pri See	egence ommand ommand or of the command of the comma							

10.1.24 PTL	AR (30h	n): Par	tial Ar	ea									
30H	PTLAF	R (Partia	l Area)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PTLAR	0	1	1	-	0	0	1	1	0	0	0	0	(30h)
1st parameter	1	1	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	
2nd parameter	1	1	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	
3rd parameter	1	1	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	
4th parameter	1	<b>1</b>	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	
Description	-If End Star PSL PEL Enc -If End	Row > 3  Row > 3	Start Ro	rs associated in the www, when PE  PS Sta  Won-di  Won-di  Won-di  PE  Start	isplay area	elow. PSL . ML='0' . ML='1' . ML='0'	nand, the fand PEL fa	refer to the	Part		area		e End
	St	tatus						DEL [45.01					
	1 1					PSL [15:0	]	PEL [15:0]					
		M[1:0]				"xx"		GM[1:0]="			GM[1:0]="0	ıΩ"	

Default	Power On Sequence	0000h	009Fh	00A1h
	S/W Reset	0000h	009Fh	00A1h
	H/W Reset	0000h	009Fh	00A1h



# 10.1.25 TEOFF (34h): Tearing Effect Line OFF


34H	TEOFF	(Tearing	Effect Li	ine OFF)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
TEOFF	0	1	1	-	0	0	1	1	0	1	0	0	(34h)
Parameter	No Par	ameter											-
Description	-This co	mmand is	s used to	turn OFF (	Active L	ow) the	Tearing E	Effect out	put signa	I from the	e TE sign	al line.	
Default	S/V	wer On S V Reset V Reset	equence					OFF OFF	Value				
Flow Chart					TEOF	F		Pa See	egence ommand arameter Display Action Mode equential ranster				

### 10.1.26 TEON (35h): Tearing Effect Line ON

35H	TEON	(Tearing	Effect L	ine ON)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
TEON	0	<b>↑</b>	1	-	0	0	1	1	0	1	0	1	(35h)
Parameter	1	<u>†</u>	1	-	0	0	0	0	0	0	0	TEM	` ′
Description	-This ou -The Te -When Vertica	aring Eff	ot affecte fect Line 0': The cale	o turn ON ed by char On has or Tearing I	eging MA	NDCTL bit	t ML. ch descr e consis	tibes the rests of V-E	mode of	the Teari	ng Effect ation on	T <sub>vdh</sub>	<b>)</b> :
Default	Sta Po S/\	atus	Sequenc	e	earing Et	ffect Line	On, Tea	Default Tearing Tearing	t Value g effect o	off & TEM	l=0 l=0	Low.	
Flow Chart					TE TEL	e Outpu FF V EON V LOM V e Outpu DN			Paramet Display Action Mode Sequent transte	nd ter			

### 10.1.27 MADCTL (36h): Memory Data Access Control

36H	MADCT	L (Memo	ry Data A	ccess Co	ntrol)								
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
MADCTL	0	1	1	-	0	0	1	1	0	1	1	0	(36h)
Parameter	1	1	1	-	MY	MX	MV	ML	RGB	МН	-	-	
Description	-This co	ignment (0, 0)	NAME Row A Colum Row/C Vertica	ad/ write s  address O  n Address  column Ex  al Refresh  and Refresh  the second of t	rder s Order change Order	(0, 0) (0, 0)		DESCRIP These 3bi write/read  LCD vertic '0' = LCD '1' = LCD Color sele '0' = RGB '1' = BGR LCD horiz '0' = LCD '1' = LCD	ts control direction cal refresivertical revertical rector switce color filter contal refresiontal refresional refresi	ls MCU to the direction of the direction	to memory on control op to Botto ottom to To	om op	
			R	GB="0"	Send firs					RGB	="1"		
			D	river IC						Drive	er IC		
		G B	R G			R G B SIG132		R G SIG1	В	R G SIG2	В	- R G	
		<del></del>	ļ			↓ _		<u> </u>		<b>↓</b>		•	'
	S	IG1	SIG	32	_	SIG132	_	SIG1		SIG2		SIG	132
	R	G B	R G	В —		R G B		B G	R	B G	R	- В С	R
	R	G B	R G	B -		R G B		B G	R	B G LCD p	R	- В С	R
			L	panel פי						LCD b	ou i Ci		




### 10.1.28 IDMOFF (38h): Idle Mode Off

38H	IDMOF	F (Idle Mo	de Off)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IDMOFF	0	<b>↑</b>	1	-	0	0	1	1	1	0	0	0	(38h)
Parameter	No Para	ameter											-
		mmand is		ecover fro	m Idle m	ode on.							
Description				5k or 262k	colors.								
	2. Norma	al frame fi	requency	is applied.									
	Status						Defa	ault Value	)				
<b>5</b> ( ):	Power	On Sequ	ence				Idle	Mode Of	f				
Default	S/W R	eset					Idle	Mode Of	f				
	H/W R	eset					Idle	Mode Of	f				
Flow Chart					e on mo	:		Pa See	ommand aramete Display Action Mode				

### 10.1.29 IDMON (39h): Idle Mode On

39H	IDMON	(Idle Mo	de On)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IDMOFF	0	1	1	-	0	0	1	1	1	0	0	1	(39h)
Parameter	No Para	ameter			•	•			•		•		-
	-This coi	mmand is	s used to	enter into I	dle mode	e on.							
	Thorou	مم مطالة	ah narma	l visible off	oot on the	a diantau		ongo tro	naitian				
	-There w	viii be no	abnomia	visible eff	ect on the	e display	node cr	iange ira	nsilion.				
	-In the ic	dle on mo	de,										
	1. Color	expressi	on is redu	iced. The p	rimary a	nd the se	condary	colors us	sing MSB	of each	R,G and	B in the	Frame
	Memory	, 8 color o	depth data	a is display	red.								
	2. 8-Cold	or mode f	rame fred	quency is a	pplied.								
	3. Exit fr	om IDMC	ON by Idle	Mode Off	(38h) co	mmand							
Description		Top-Let	ft (0,0)		(Examp	le) Memo	ory	Display					
	Со	lor		R5 R4	1 R3 R2 I	R1 R0	G5	G4 G3 G	2 G1 G0	BF	B4 B3 E	84 R1 R0	
		ack		0xxxx		1110	0xx		20100		XXXX	71 51 50	
	Blu			0xxxx			0xx				xxxx		
	Re	d		1xxxx	X		0xx	кхх		0x	xxxx		
	Ма	igenta		1xxxx	x		0xx	кхх		1x	xxxx		
	Gre	een		0xxxx	х		1xx	ххх		0x	xxxx		
	Су	an		0xxxx	х		1xx	кхх		1x	xxxx		
	Ye	llow		1xxxx	х		1xx	кхх		0x	xxxx		
	Wh	nite		1xxxx	х		1xx	ΚXX		1x	XXXX		
	State	us							Av	ailability			
	Norr	nal Mode	On, Idle	Mode Off,	Sleep O	ut			Ye				
Register				Mode On,					Ye				
Availability	Part	ial Mode	On, Idle I	Mode Off, S	Sleep Ou	t			No				
	Part	ial Mode	On, Idle I	Mode On, S	Sleep Ou	t			No				
	Slee	p In							Ye	S			
	Sta	tus						Default V	alue				
	Pov	wer On S	equence					dle Mode	e Off				
Default	S/V	V Reset					l	dle Mode	e Off				
	H/V	V Reset					I	dle Mode	e Off				



# 10.1.30 COLMOD (3Ah): Interface Pixel Format

3AH	•			Pixel Form									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
COLMOD	0	↑	1	-	0	0	1	1	1	0	1	0	(3Ah)
Parameter	1	<u> </u>	1	_		_	_	<u> </u>	-	IFPF2	IFPF1	IFPF0	(0, 111)
				define the			ture data	, which is	to be tra		via the	-	1
	IF	PF[2:0]			MCU Ir	nterface C	Color Forn	nat					
	01		3	3	12-bit/p								
	10	01	5	5	16-bit/p	oixel							
Description	11	10	6	3	18-bit/p	oixel							
	11	11	7	7	No use	d							
		The Comr	nand 3Ai 66h whe	oit/Pixel or h should b en reading ction.	e set at	55h whei	n writing 1	16-bit/pixe	el data in	to frame i	memory,	but 3Ah s	hould be
	Stat	us							Ava	ailability			
			On, Idle	Mode Off,	, Sleep C	Out			Yes	·			
Register				Mode On,					Yes	3			
Availability	Part	ial Mode	On, Idle I	Mode Off,	Sleep O	ut			No				
	Part	ial Mode	On, Idle I	Mode On,	Sleep O	ut			No				
	Slee	ep In							Yes	3			
	Sta	ntus			De	fault Valu	IE .						
	Ota	ituo				PF[2:0]			V	PF[3:0]			
Default	Pov	wer On Se	eguence			10(18-bit/	Pixel)			10(18-bit	/Pixel)		
Default		V Reset	294000			Change				Change			
	-						Pixel)						
Flow Chart	H/V	V Reset			18-bit/Pix	MOD  st neter	Pixel)	Com Para  Dis  Acc  Mel	gend mand meter splay stion uential inster	10(18-bit	t/Pixel)		

## 10.1.31 RDID1 (DAh): Read ID1 Value

DAH	RDID1	(Read ID	1 Value)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDID1	0	1	1	-	1	1	0	1	1	0	1	0	(DAh)
1st parameter	1	1	<b>↑</b>	_	-	_	_	_	_	_	_	_	-
2nd parameter	1	1	<b>1</b>	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	
	-This rea	ad byte re	turns 8-b	it I CD mo	dule's ma			•				•	
		-			oddio o iiii	ariaraotar	01.12						
Description	-The 1st	paramete	er is dumi	my data									
Description	-The 2nd	d parame	ter (ID17	to ID10):	LCD mod	lule's mar	nufacture	r ID.					
	NOTE: S	See comn	nand RDE	OID (04h),	2nd para	ameter.							
	Stat	us							Ava	ailability			
		mal Mode	On, Idle	Mode Off	. Sleep O	ut			Yes	-			
Register		mal Mode							Yes				
Availability		ial Mode							No				
•		ial Mode							No				
		p In	-	<u> </u>					Yes	3			
	Sta							Default Va	aluo				
		wer On Se	aduence					0x5C	aiue				
Default		V Reset	equence				-	0x5C					
		V Reset						0x5C					
Flow Chart			Read I	D1	7		Dumr Rea	my d	7		Param	neter /	 

## 10.1.32 RDID2 (DBh): Read ID2 Value

DBH	RDID2	(Read ID:	2 Value)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDID2	0	1	1	-	1	1	0	1	1	0	1	1	(DBh)
1 <sup>st</sup> parameter	1	1	<b>↑</b>	-	-	-	-	-	-	-	-	-	-
2 <sup>nd</sup> parameter	1	1	<b>↑</b>	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	
Description	-The 1st	ad byte re paramete d paramete eter Range See comm	er is dum ter (ID26 e: ID=80h	my data to ID20): n to FFh	LCD mod	lule/drive		ID					
Register Availability	Stat Norr Norr Part Part Slee	us mal Mode mal Mode ial Mode ial Mode	On, Idle On, Idle On, Idle I	Mode Off Mode On Mode Off,	, Sleep C , Sleep C Sleep Ou	out Out ut			Yes Yes No No Yes	3			
Default	S/V	wer On Se V Reset V Reset	equence					Default Va NV Value NV Value NV Value					
Flow Chart			Read ID2  V Send 2nd parameter		• F	Re	ead ID2  w  ead  ummy  Read  rameter		ost play		Com Para  Dis  Ac  M Sequ	gend amand ameter splay stion ode uential nster	

### 10.1.33 RDID3 (DCh): Read ID3 Value

DCH	RDID3	(Read ID:	2 Value)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDID3	0	1	1	-	1	1	0	1	1	1	0	0	(DCh)
1 <sup>st</sup> parameter	1	1	<b>↑</b>	-	-	-	-	-	-	-	-	-	-
2 <sup>nd</sup> parameter	1	1	<b>↑</b>	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	
		ad byte re paramete		it LCD mod mv data	dule/drive	r ID.							
Description				to ID30): L	.CD modu	ıle/driver	ID.						
	NOTE: S	See comm	nand RDE	OID (04h),	4th parar	neter.							
	State	us							Ava	ilability			
	Norr	nal Mode	On, Idle	Mode Off,	Sleep Ou	ıt			Yes				
Register	Norr	nal Mode	On, Idle	Mode On,	Sleep Ou	ıt			Yes				
Availability	Parti	ial Mode (	On, Idle N	/lode Off, \$	Sleep Out	i			No				
	Parti	ial Mode (	On, Idle N	∕lode On, S	Sleep Out	İ			No				
	Slee	p In							Yes				
	Sta							efault Va	lue				_
Default		ver On Se	equence					IV Value					
		/ Reset						IV Value					
	H/V	V Reset					N	IV Value					
Flow Chart		R	ead ID3  ead 2nd erameter	Mode	Pa	Rea Dun Re	d ID3	ode Ho Disp			Par	mmand rameter isplay	
										   		quential	



### 10.2 Panel Function Command List and Description

Table 10.2.1 Panel Function Command List (1)

Instruction	Refer	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	1	1	-	1	0	1	1	0	0	0	1	(B1h)	In normal mode (Full colors)
FRMCTR1	10.2.1	1	<b>↑</b>	1	-					RTNA3	RTNA2	RTNA1	RTNA0		RTNA set 1-line
		1	<b>↑</b>	1	-			FPA5	FPA4	FPA3	FPA2	FPA1	FPA0		period FPA: front porch
		1	1	1	-			BPA5	BPA4	BPA3	BPA2	BPA1	BPA0		BPA: back porch
		0	1	1	-	1	0	1	1	0	0	1	0	(B2h)	In Idle mode (8-colors)
FRMCTR2	10.2.2	1	1	1	-					RTNB3	RTNB2	RTNB1	RTNB0		RTNB: set 1-line
		1	1	1	-			FPB5	FPB4	FPB3	FPB2	FPB1	FPB0		period FPB: front porch
		1	<b>↑</b>	1	-			BPB5	BPB4	BPB3	BPB2	BPB1	BPB0		BPB: back porch
		0	$\uparrow$	1	-	1	0	1	1	0	0	1	1	(B3h)	In partial mode + Full colors
		1	1	1	-					RTNC3	RTNC2	RTNC1	RTNC0		
		1	1	1	-			FPC5	FPC4	FPC3	FPC2	FPC1	FPC0		RTNC,RTND: set
FRMCTR3	10.2.3	1	1	1	-			BPC5	BPC4	BPC3	BPC2	BPC1	BPC0		1-line period FPC,FPD: front
		1	1	1	-					RTND3	RTND2	RTND1	RTND0		porch
		1	1	1	-			FPD5	FPD4	FPD3	FPD2	FPD1	FPD0		BPC,BPD: back porch
		1	1	1	-			BPD5	BPD4	BPD3	BPD2	BPD1	BPD0		
INVCTR	10.2.4	0	1	1	-	1	0	1	1	0	1	0	0	(B4h)	Display inversion control
INVOIR	10.2.4	1	<b>↑</b>	1	-	0	0	0	0	0	NLA	NLB	NLC		NLA,NLB,NLC set inversion
		0	<b>↑</b>	1	1	1	0	1	1	0	1	1	0	(B6h)	Display function setting
DISSET5	10.2.5	1	<b>↑</b>	1	-	1	0	NO1	NO0	SDT1	SDT0	EQ1	EQ0		SDT: set amount of source delay EQ: set EQ period
		1	<b>↑</b>	1	-	1	1	1	1	PTG1	PTG0	PT1	PT0		

Table 10.2.2 Panel Function Command List (2)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	1	1	-	1	1	0	0	0	0	0	0	(C0h)	Power control setting
		1	1	1	-	AVDD[ 2]	AVDD[ 1]	AVDD [0]	VRHP 4	VRHP 3	VRHP 2	VRHP 1	VRHP 0		
PWCTR1	10.2.5	1	<b>↑</b>	1	-	0	0	0	VRHN 4	VRHN 3	VRHN 2	VRHN 1	VRHN 0		VRH: Set the GVDD voltage
		1	1	1		MODE [1]	MODE [0]	0	0	0	1	0	0		
		0	1	1	-	1	1	0	0	0	0	0	1	(C1h)	Power control setting
PWCTR2	10.2.7	1	<b>↑</b>	1	ı	VGH2 5[1]	VGH2 5[0]	i	-	VGLSEL [1]	VGLSEL [0]	VGHBT[ 1]	VGHBT[ 0]		BT: set VGH/ VGL voltage
		0	<b>↑</b>	1	-	1	1	0	0	0	0	1	0	(C2h)	In normal mode (Full colors)
PWCTR3	10.2.8	1	1	1	-	DCA9	DCA8	SAPA 2	SAPA 1	SAPA 0	APA2	APA1	APA0		APA: adjust the operational amplifier
		'		'	-	DCA7	DCA6	DCA5	DCA4	DCA3	DCA2	DCA1	DCA0		DCA: adjust the booster Voltage
		0	1	1	-	1	1	0	0	0	0	1	1	(C3h)	In Idle mode (8-colors)
PWCTR4	10.2.9	1	1	1	-	DCB9	DCB8	SAPB 2	SAPB 1	SAPB 0	APB2	APB1	APB0		APB: adjust the operational amplifier DCB: adjust the booster
					-	DCB7	DCB6	DCB5	DCB4	DCB3	DCB2	DCB1	DCB0		Voltage
		0	1	1	-	1	1	0	0	0	1	0	0	(C4h)	In partial mode + Full
PWCTR5	10.2.10	1	1	1	-	DCC9	DCC8	SAPC 2	SAPC 1	SAPC 0	APC2	APC1	APC0		APC: adjust the operational amplifier
		1	1	1	-	DCC7	DCC6	DCC5	DCC4	DCC3	DCC2	DCC1	DCC0		DCC: adjust the booster circuit for Idle mode
VMCTR1	10.2.11	0	1	1	-	1	1	0	0	0	1	0	1	(C5h)	VCOM control 1
VIVICTRI	10.2.11	1	1	1	-	-	-	VCOMS 5	VCOMS 4	VCOMS	VCOMS 2	VCOMS	VCOMS 0		VCOM voltage control
		0	1	1	-	1	1	0	0	0	1	1	1	(C7h)	Set VCOM offset control
VMOFCTR	10.2.12	1	1	1	-	-	-	-	VMF4	VMF3	VMF2	VMF1	VMF0		
		0	1	1	-	1	1	0	1	0	0	0	1	(D1h)	Set LCM version code
WRID2	10.2.13	1	1	1	-	-	ID2[6]	ID2[5]	ID2[4]	ID2[3]	ID2[2]	ID2[1]	ID2[0]		

<sup>&</sup>quot;-": Don't care

Note 1: C0h to C7h are fixed for about power controller

Table 10.2.3 Panel Function Command List (3)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	<b>+</b>	1		1	1	0	1	0	0	1	0		Customer Project
WRID3	10.2.14	-		1	-	ı	ı	O	ı	U	U	-	U	(D2h)	code
WRIDS	10.2.14														Set the project code
		1	<b>↑</b>	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		at ID3
		0	<b></b>	1	-	1	1	0	1	1	0	0	1	(D9)	
NVCTR1	10.2.15	1	<b>↑</b>	1	_	0	VMF	ID2	0	0	0	0	EXT_		NVM control status
		·	'	·			_EN	_EN			Ŭ		R		
		0	<b>↑</b>	1	-	1	1	0	1	1	1	1	0	(DEh)	NVM Read Command
NVCTR2	10.2.16	1	<b>↑</b>	1	-	1	1	1	1	0	1	0	1	F5	
		1	<b>↑</b>	1	-	1	0	1	0	0	1	0	1	A5	Action code
		0	<b></b>	1	-	1	1	0	1	1	1	1	1	(DFh)	NVM Write Command
NVCTR3	10.2.17	1	<b>↑</b>	1	_	NVM_									
		'		'		CMD7	CMD6	CMD5	CMD4	CMD3	CMD2	CMD1	CMD0		
		1	<b>↑</b>	1	-	1	0	1	0	0	1	0	1	A5	Action code

<sup>&</sup>quot;-": Don't care

Note 1: The D1h to D3h registers are fixed for about ID code setting.

Note 2: The D9h, DEh and DFh registers are used for NV Memory function controller. (Ex: write, clear, etc.)

Table 10.2.4 Panel Function Command List (4)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	<b>↑</b>	1	-	1	1	1	0	0	0	0	0	(E0h)	Set
		1	1	1	-			VRFP[5]	VRFP[4]	VRFP[3]	VRFP[2]	VRFP[1]	VRF0P[0]		Gamma
		1	<b>↑</b>	1	-			VOS0P[5]	VOS0P[4]	VOS0P[3]	VOS0P[2]	VOS0P[1]	VOS0P[0]		adjustment
		1	1	1	-			PKP0[5]	PKP0[4]	PKP0[3]	PKP0[2]	PKP0[1]	PKP0[0]		(+ polarity)
		1	<b>↑</b>	1	-			PKP1[5]	PKP1[4]	PKP1[3]	PKP1[2]	PKP1[1]	PKP1[0]		
		1	<b>↑</b>	1	-			PKP2[5]	PKP2[4]	PKP2[3]	PKP2[2]	PKP2[1]	PKP2[0]		
		1	1	1	-			PKP3[5]	PKP3[4]	PKP3[3]	PKP3[2]	PKP3[1]	PKP3[0]		
		1	1	1	-			PKP4[5]	PKP4[4]	PKP4[3]	PKP4[2]	PKP4[1]	PKP4[0]		
GAMCTRP1	10 2 18	1	<b>↑</b>	1	-			PKP5[5]	PKP5[4]	PKP5[3]	PKP5[2]	PKP5[1]	PKP5[0]		
C/ (WIOTH IT	10.2.10	1	1	1	-			PKP6[5]	PKP6[4]	PKP6[3]	PKP6[2]	PKP6[1]	PKP6[0]		
		1	<b>↑</b>	1	-			PKP7[5]	PKP7[4]	PKP7[3]	PKP7[2]	PKP7[1]	PKP7[0]		
		1	1	1	-			PKP8[5]	PKP8[4]	PKP8[3]	PKP8[2]	PKP8[1]	PKP8[0]		
		1	1	1				PKP9[5]	PKP9[4]	PKP9[3]	PKP9[2]	PKP9[1]	PKP9[0]		
		1	1	1	-			SELV0P[5]	SELV0P[4]	SELV0P[3]	SELV0P[2]	SELV0P[1]	SELV0P[0]		
		1	1	1	-			SELV1P[5]	SELV1P[4]	SELV1P[3]	SELV1P[2]	SELV1P[1]	SELV1P[0]		
		1	1	1				SELV62P[5]	SELV62P[4]	SELV62P[3]	SELV62P[2]	SELV62P[1]	SELV62P[0]		
		1	1	1	-			SELV63P[5]	SELV63P[4]	SELV63P[3]	SELV63P[2]	SELV63P[1]	SELV63P[0]		
		0	1	1	-	1	1	1	0	0	0	0	1	(E1h)	Set
		1	<b>↑</b>	1	-			VRF0N[5]	VRF0N[4]	VRF0N[3]	VRF0N[2]	VRF0N[1]	VRF0N[0]		Gamma
		1	<b>↑</b>	1	-			VOS0N[5]	VOS0N[4]	VOS0N[3]	VOS0N[2]	VOS0N[1]	VOS0N[0]		adjustment
		1	<b>↑</b>	1	-			PKN0[5]	PKN0[4]	PKN0[3]	PKN0[2]	PKN0[1]	PKN0[0]		(- polarity)
		1	<b>↑</b>	1	-			PKN1[5]	PKN1[4]	PKN1[3]	PKN1[2]	PKN1[1]	PKN1[0]		
		1	<b>↑</b>	1	-			PKN2[5]	PKN2[4]	PKN2[3]	PKN2[2]	PKN2[1]	PKN2[0]		
		1	<b>↑</b>	1	-			PKN3[5]	PKN3[4]	PKN3[3]	PKN3[2]	PKN3[1]	PKN3[0]		
		1	<b>↑</b>	1	-			PKN4[5]	PKN4[4]	PKN4[3]	PKN4[2]	PKN4[1]	PKN4[0]		
GAMCTRN1	10.2.19	1	<b>↑</b>	1	-			PKN5[5]	PKN5[4]	PKN5[3]	PKN5[2]	PKN5[1]	PKN5[0]		
		1	<b>↑</b>	1	-			PKN6[5]	PKN6[4]	PKN6[3]	PKN6[2]	PKN6[1]	PKN6[0]		
		1	<b>↑</b>	1	-			PKN7[5]	PKN7[4]	PKN7[3]	PKN7[2]	PKN7[1]	PKN7[0]		
		1	<b>↑</b>	1	-			PKN8[5]	PKN8[4]	PKN8[3]	PKN8[2]	PKN8[1]	PKN8[0]		
		1	1	1	-			PKN9[5]	PKN9[4]	PKN9[3]	PKN9[2]	PKN9[1]	PKN9[0]		
		1	1	1	-			SELV0N[5]	SELV0N[4]	SELV0N[3]	SELV0N[2]	SELV0N[1]	SELV0N[0]		
		1	1	1	-			SELV1N[5]	SELV1N[4]	SELV1N[3]	SELV1N[2]	SELV1N[1]	SELV1N[0]		
		1	1	1	-			SELV62N[5]	SELV62N[4]	SELV62N[3]	SELV62N[2]	SELV62N[1]	SELV62N[0]		
		1	1	1	-			SELV63N[5]	SELV63N[4]	SELV63N[3]	SELV63N[2]	SELV63N[1]	SELV63N[0]		

"-": Don't care

Note 1: E0-E1 registers are fixed for adjusting Gamma

### 10.2.1 FRMCTR1 (B1h): Frame Rate Control (In normal mode/ Full colors)

B1H	FRMC	ΓR1 (Fra	me Rate	Control)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
FRMCTR1	0	<b>↑</b>	1	-	1	0	1	1	0	0	0	1	(B1h)
1 <sup>st</sup> parameter	1	<b>↑</b>	1	-	-	-	-	-	RTNA3	RTNA2	RTNA1	RTNA0	
2 <sup>nd</sup> parameter	1	<b>↑</b>	1	i	-	-	FPA5	FPA4	FPA3	FPA2	FPA1	FPA0	
3 <sup>rd</sup> parameter	1	$\uparrow$	1	i	-	-	BPA5	BPA4	BPA3	BPA2	BPA1	BPA0	
Description	- Frame -fosc = 8	rate=fos	sc/((RTN	of the full A x 2 + 40				2))					
	Status	3				Defa	ault Value						
						GM	[1:0] = "00	,,	(	GM[1:0] = '	'11"		
Default	Power	On Seq	luence			05h	/3Ah/3Ah		C	5h/3Ch/30	Ch		
Soludii	S/W R	leset				05h	/3Ah/3Ah		C	5h/3Ch/30	Ch		
	H/W R	Reset				05h	/3Ah/3Ah		C	5h/3Ch/30	Ch		
Flow Chart					FRMCT  t Paran d parar	neter			Param	neter	           		

### 10.2.2 FRMCTR2 (B2h): Frame Rate Control (In Idle mode/ 8-colors)

B2H	FRMC	TR2 (Fra	me Rate	Control)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
FRMCTR2	0	1	1	-	1	0	1	1	0	0	1	0	(B2h)
1 <sup>st</sup> parameter	1	1	1	-	-	-	-	-	RTNB3	RTNB2	RTNB1	RTNB0	
2 <sup>nd</sup> parameter	1	1	1	-	-	-	FPB5	FPB4	FPB3	FPB2	FPB1	FPB0	
3 <sup>rd</sup> parameter	1	1	1	-	-	ı	BPB5	BPB4	BPB3	BPB2	BPB1	BPB0	
Description	- Frame	rate=fos	sc/((RTN	of the Idle			3 + BPB +	2))					
	Status	3				Def	ault Value						
						GM	[1:0] = "00	)"	(	GM[1:0] = '	"11"		
Default	Power	On Seq	uence			05h	/3Ah/3Ah		C	5h/3Ch/30	Ch		
Sciaun	S/W R	Reset				05h	/3Ah/3Ah		C	5h/3Ch/30	Ch		
	H/W R	Reset				05h	/3Ah/3Ah		C	5h/3Ch/30	Ch		
Flow Chart			/		FRMCT	neter			Param	neter	 		

### 10.2.3 FRMCTR3 (B3h): Frame Rate Control (In Partial mode/ full colors)

взн	FRMC	TR3 (Fra	me Rate	Control)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
FRMCTR3	0	<u> </u>	1	-	1	0	1	1	0	0	1	1	(B3
1 <sup>st</sup> parameter	1	<b>↑</b>	1	-	-	=	-	-	RTNC	RTNC	RTNC	RTNC	
2 <sup>nd</sup> parameter	1	<b>↑</b>	1	-	-	-	FPC5	FPC4	FPC3	FPC2	FPC1	FPC0	
3 <sup>rd</sup> parameter	1	<b>↑</b>	1	-	-	-	BPC5	BPC4	BPC3	BPC2	BPC1	BPC0	
4 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	-	-	-	RTND	RTND	RTND	RTND	
5 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	=	FPD5	FPD4	FPD3	FPD2	FPD1	FPD0	
6 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	•	BPD5	BPD4	BPD3	BPD2	BPD1	BPD0	
Description	- 1st pa - 4th pa - Frame -fosc = 8	rameter t	to 3rd pa	rameter a	re used re used	in dot ii in colur	nversion m mn inversion C + BPC +	on mode.					
						Dof	oult Value						1
	Status						ault Value [1:0] = "00			GM[1:0] = '	"11"		1
	Power	· On Seq	Hence					/ /05h/3Ah/3		05h/3Ch/30		`h/3Ch	1
Default	S/W F		aci ice					05h/3Ah/3					1
	H/W F							/05h/3Ah/3					
	11/00 1	(CSCI				031	/JAII/JAII/	0311/3/11/0	AII V	J311/3C11/3C	517031730	71/3011	J
				F	FRMCT	TR3			Comr	nand	         		

### 10.2.4 INVCTR (B4h): Display Inversion Control

B4H	_			rersion n Control)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVCTR	0	↑	1	-	1	0	1	1	0	1	0	0	(B4h)
Parameter	1	<u> </u>	1	-	0	0	0	0	0	NLA	NLB	NLC	(0411)
	-Display	Inversion	mode co	ontrol ull colors					ı v	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1125	1120	
	NLA			Inver	sion setti	ing in full	Colors no	ormal mod	de				
	0				nversion								
	1			Colu	mn Inver	sion							
Description		version se	etting in l	dle mode									
	NLB					ing in Idle	mode						
	0				nversion								
	1				mn Inver								
		version s	etting in f					on / Idle n					
	NLC					ing in full	Colors pa	artial mod	e				
	0				nversion								
	1			Colu	mn Inver	sion							
			Status					Default '	√alue				
								B4h					
Default				On Sequ	ence			07h					
			S/W R					07h					
			H/W R	eset				07h					
Flow Chart					NVCTR Parame	ter	7		Parame Displa  Action  Mode	eter /			

### 10.2.5 DISSET5 (B6h): Display Function set 5

В6Н					DI	SSET (Di	splay Fur	nction set	5)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISSET5	0	1	1	-	1	0	1	1	0	1	1	0	(B6h)
1 <sup>st</sup> parameter	1	1	1	-	1	0	NO1	NO0	SDT1	SDT0	EQ1	EQ0	
2 <sup>nd</sup> parameter	1	1	1	-	1	1	1	1	PTG1	PTG0	PT1	PT0	

1st parameter: Set output waveform relation.

-NO[1:0]: Set the amount of non-overlap of the gate output

NO[1:0]		Amount of non-overlap of the gate output
		Refer the Internal oscillator
00	00h	1 clock cycle
01	01h	2 clock cycle
10	02h	4 clock cycle
11 03h		6 clock cycle

-SDT[1:0]: Set delay amount from gate signal rising edge of the source output.

SDT[1:0]		Delay amount form gate signal rising edge of the source output
		Refer the Internal oscillator
00	00h	0 clock cycle
01	01h	1 clock cycle
10	02h	2 clock cycle
11	03h	3 clock cycle

-EQ[1:0]: Set the Equalizing period

EQ[1:0]		Equalizing period
		Refer the Internal oscillator
00	00h	No EQ
01	01h	3 clock cycle
10	02h	5 clock cycle
11	03h	7 clock cycle


-2nd parameter: Set the output waveform in non-display area.

#### Description

PTG[1:0]		Gate output in a non-display area
00	00h	Normal scan
01	01h	Fix on VGL
10	02h	Fix on VGL
11	03h	Fix on VGL

-PT[1:0]: Determine Source /VCOM output in a non-display area in the partial mode

PT[1:0]		Source outpu	ıt on non-display area	VCOM output	VCOM output on non-display area				
		Positive	Negative	Positive	Negative				
00	00h	V63	V0	VCOML	VCOMH				
01	01h	V0	V63	VCOML	VCOMH				
10	02h	AGND	AGND	AGND	AGND				
11	03h	Hi-z	Hi-z	AGND	AGND				



<sup>-</sup>PTG[1:0]: Determine gate output in a non-display area in the partial mode

	Status	Default Value
		B6h
Default	Power On Sequence	B4h/F0h
	S/W Reset	B4h/F0h
	H/W Reset	B4h/F0h
Flow Chart	DISSE  1st Para 2nd para	Display


## 10.2.6 PWCTR1 (C0h): Power Control 1

COH PWCTR1 (Power Control 1)															
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
PWCTR1	0		1	- D17-6	1	1	0	0	0	0	0	0	(C0h)		
1 <sup>st</sup> parameter	1	<u> </u>			+			)] VRHP4			VRHP1		(COH)		
		<u> </u>	1	-											
2 <sup>nd</sup> parameter	1	1	1	-	0	0	0		VRHN3						
3 <sup>rd</sup> parameter					MODE[1]	MODE[0]		0	0	1	0	0			
	A	AVDD[2:0	0]	P	VDD		MC	DDE[1:0]		FUN	CTION				
	C	000		4	5		00			2X	2X				
	C	001		4	.6		01			3X					
	C	010		4	.7		10			AUT	<b>O</b>		1		
		)11		4	.8		11			3X			1		
	-	100			.9								_		
	<u> </u>														
	L .	101		5											
	<u> </u> 1	110			5.1	al. t									
	<b> </b> 1	111			on't use eserve fo										
	<u> </u>			<u></u>	000170 10	r tooting.									
					'DD		VRH	N[4:0]		GVCL					
	00000 4.				•		0000	00		-4.7					
	00001 4. 00010 4.				55		0000	)1		-4.65					
					;		0001	-0010							
		00011		4.5	55		0001				-4.55				
		00100		4.5			0010			-4.5					
		00101		4.4			0010			-4.45					
		00110		4.4			0011			-4.4					
		00111		4.3			0011				-4.35				
		01000		4.3							-4.3				
Description		01001									-4.25				
		01010		4.2			0101			_	-4.2				
		01011 01100		4.1 4.1			0101			_	-4.15				
		01100		4.1			0110			-4.05	-4.1				
		01110		4.0	13		0111			-4.05					
		01111		3.9	15		0111			-3.95					
		10000		3.9			1000			-3.9					
		10001		3.8			1000			-3.85					
		10010		3.8			1001			-3.8					
		10011		3.7			1001			-3.75					
		10100		3.7			1010			-3.7					
		10101		3.6			1010			-3.65					
		10110		3.6	;		1011	0		-3.6					
		10111		3.5	55		1011	1		-3.55					
		11000		3.5	; <u> </u>		1100	0		-3.5					
		11001		3.4	5		1100	)1		-3.45					
		11010		3.4			1101	0		-3.4					
		11011		3.3	55 <u> </u>		1101	1		-3.35					
		11100		3.3			1110			-3.3					
	11101						1110			-3.25					
		11110		3.2			1111			-3.2					
		11111		3.1	5		1111	1		-3.15					


	Status		Availability
	Normal Mode On, Idle Mod	de Off. Sleep Out	Yes
Register	Normal Mode On, Idle Mod		Yes
Availability	Partial Mode On, Idle Mod	e Off. Sleep Out	Yes
,	Partial Mode On, Idle Mod		Yes
	Sleep In	· · · · · · · · · · · · · · · · ·	Yes
	Status	Default Value	
		C0h	
Default	Power On Sequence	B4h/14h/04h	
Delault	S/W Reset	B4h/14h/04h	
	H/W Reset	B4h/14h/04h	
Flow Chart		PWCTR1  1st Parameter 2nd parameter	Legend Command Parameter Display Action Mode Sequential transter

## 10.2.7 PWCTR2 (C1h): Power Control 2

C1H	PWC <sup>-</sup>	ΓR2 (Pc	wer Co	ntrol 2)									
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWCTR2	0	<b>↑</b>	1	-	1	1	0	0	0	0	0	1	(C1h)
1 <sup>st</sup> parameter	1	<b>↑</b>	1		VGH25[1]	VGH25[0	0] -	-	VGLSEL[1]	VGLSEL[0]	VGHBT[1]	VGHBT[0]	
1st parameter  Description		↑ he VGH	VGH and VGL supply power level   VGH25[1:0]   V25     00									VGHBT[0]	
Restriction		deviat H-VGL			11 GH/ VGL		n with Me	-13 asure	ment and S <sub>l</sub>	pecification	: Max <= 1	V	
Register Availability	Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Yes  Partial Mode On, Idle Mode On, Sleep Out  Yes  Sleep In  Yes												
Default		Status Power S/W Re	eset	quence	)	Defa C1h C0h C0h		3					




Inst/Para   DiCX   WRX   RDX   D17-8   D7   D6   D5   D4   D3   D2   D1   D0   HEX	10.2.8 PW	CTR3 (	C2h): P	ower C	ontrol 3	in No	rmal m	ode/ Fu	ıll color	rs)							
PWCTR3	C2H	PWCTR3	(Power C	Control 3)													
1" parameter	Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
2ºº   parameter	PWCTR3	0	1	1	-	1	1	0	0	0	0	1	0	(C2h)			
2ºº   parameter	1 <sup>st</sup> parameter	1	1	1	-	DCA9	DCA8	SAPA2	SAPA1	SAPA0	APA2	APA1	APA0				
-Set the amount of current in Operational amplifier in normal mode/full colors.  -Adjust the amount of fixed current from the fixed current source in the operational amplifier for the source driver.  AP[2:0] Amount of Current in Operational Amplifier  000 Operation of the operational amplifier stops  001 Small  010 Medium Low  011 Medium  100 Medium High  110 Large  111 Reserved  SAP[2:0] Amount of Current in Operational Amplifier  000 Operation of the operational amplifier stops  001 Small  010 Medium High  101 Large  111 Reserved  SAP[2:0] Amount of Current in Operational Amplifier  000 Operation of the operational amplifier stops  001 Small  010 Medium Low  011 Medium  100 Medium High  101 Large  110 Reserved  111 Reserved		1	1	1	-	DCA7	DCA6	DCA5	DCA4	DCA3	DCA2	DCA1	DCA0				
O00		-Adjust		unt of fix	ed curre	nt from t	he fixed	current s	source in	the ope	rational a	amplifier	for the so	ource			
O01   Small   O10   Medium Low   O11   Medium Low   O11   Medium																	
O10   Medium Low   O11   Medium							ion or the	e operati	onai am	pillier st	ops						
Description   O11				-													
100   Medium High   101																	
101				<b>—</b>		_											
SAP[2:0]																	
SAP[2:0]				<u> </u>			, o d										
SAP[2:0]																	
Description																	
Description   O01   Small   O10   Medium Low   O11   Medium   Me																	
Default   Default Value   De						Operat	ion of the	e operati	onal amp	olifier st	ops						
O11   Medium	Danasintias			001													
-Set the Booster circuit Step-up cycle in Normal mode/ full colors.  -Set the Booster circuit Step-up cycle in Normal mode/ full colors.  - DCA[9:8]	Description																
-Set the Booster circuit Step-up cycle in Normal mode/ full colors.    DCA[9:8]   DCA[7:6]   DCA[5:4]   DCA[3:2]   DCA[1:0]																	
-Set the Booster circuit Step-up cycle in Normal mode/ full colors.    DCA[9:8]   DCA[7:6]   DCA[5:4]   DCA[3:2]   DCA[1:0]						Mediun	n High										
-Set the Booster circuit Step-up cycle in Normal mode/ full colors.    DCA[9:8]   DCA[7:6]   DCA[5:4]   DCA[3:2]   DCA[1:0]																	
-Set the Booster circuit Step-up cycle in Normal mode/ full colors.    DCA[9:8]   DCA[7:6]   DCA[5:4]   DCA[3:2]   DCA[1:0]																	
DCA[9:8]   DCA[7:6]   DCA[5:4]   DCA[3:2]   DCA[1:0]				111		Reserv	ed										
DCA[9:8]   DCA[7:6]   DCA[5:4]   DCA[3:2]   DCA[1:0]		-Set the	Booster	circuit S	Step-up d	vcle in N	Jormal m	node/ full	colors.								
01   BCLK/1.5   BCLK/1.5   BCLK/1.5   BCLK/1.5   BCLK/1.5     10   BCLK/2   BCLK/2   BCLK/2   BCLK/2     11   BCLK/4   BCLK/4   BCLK/4   BCLK/4   BCLK/4     Note: BCLK is Clock frequency for Booster circuit    Status						<u> </u>				DCA[3	3:2]	DCA[1:0]					
01   BCLK/1.5   BCLK/1.5   BCLK/1.5   BCLK/1.5   BCLK/1.5     10   BCLK/2   BCLK/2   BCLK/2   BCLK/2     11   BCLK/4   BCLK/4   BCLK/4   BCLK/4   BCLK/4     Note: BCLK is Clock frequency for Booster circuit    Status			00	BCL	<b>(</b> /1	BCLK	7/1	BCI K	/1	BCLK	′1	BCLK/1	1				
10																	
11   BCLK/4   BCLK/4   BCLK/4   BCLK/4   BCLK/4   BCLK/4																	
Note: BCLK is Clock frequency for Booster circuit    Status																	
Register Availability  egister Availability Register Availabi			11	BCLr	<del>\/4</del>	BCLK	/4	BCLK	/4	BCLK	4	BCLK/4	<del>!</del>				
Register Availability		Note: B	CLK is C	lock fred	quency fo	or Booste	er circuit										
Register Availability		Stat	us							Av	ailahility						
Availability  Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In  Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In  Yes  Status Default Value C2h Power On Sequence 0Ah/00h S/W Reset 0Ah/00h				e On, Idl	e Mode	Off, Slee	p Out										
Partial Mode On, Idle Mode On, Sleep Out Sleep In  Status Default Value C2h Power On Sequence OAh/00h S/W Reset OAh/00h	Register																
Sleep In   Yes	Availability			•													
Status   Default Value     C2h     Power On Sequence   0Ah/00h   S/W Reset   0Ah/00h				On, Idle	Mode C	n, Sieep	Out										
C2h		Siet															
C2h		Sto	itue			Dot	fault \/alı	10									
Default Power On Sequence 0Ah/00h S/W Reset 0Ah/00h		318	แนอ					u <del>C</del>									
S/W Reset 0Ah/00h	Default	Po	wer On S	Sequence	9												
H/W Reset 0Ah/00h		S/V	V Reset			0Ah/00h											
		HΛ	V Reset			0Al	n/00h										




## 10.2.9 PWCTR4 (C3h): Power Control 4 (in Idle mode/ 8-colors)

СЗН	PWCTR4	l (Power 0	Control 4)		`			•						
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
PWCTR4	0		1	-	1	1	0	0	0	0	1	1	(C3h)	
		<u> </u>		-									(0311)	
1 <sup>st</sup> parameter	1	1	1	-	DCB9	DCB8	SAPB2		SAPB0	APB2	APB1	APB0		
2 <sup>nd</sup> parameter	1 Cot the	↑ ↑	1	- nt in One	DCB7	DCB6	DCB5	DCB4	DCB3	DCB2	DCB1	DCB0		
Description	-Set the -Adjust driver.	amount the amou	AP[: 000 001 010 101 110 111  SAF 000 001 010 111 100 111 110 111	2:0] P[2:0]	Amoun Operati Small Mediur Large Reserv Reserv Operati Small Mediun Large Reserv Reserv Amoun Operati Small Mediun Mediun Large Reserv Reserv Reserv	amplifie he fixed  at of Curr ion of th  m Low m High  red t of Curr ion of the n Low n High  he Low n High  he Low n High	r in Idle r current s rent in Ope e operati	perational amponal amp	colors.	er ops			ource	
			DCB	[9:8]	DCB[	7:6]	DCB[5	5:4]	DCB[3	:2]	DCB[1:	B[1:0]		
		00	BCL	<b>C/1</b>	BCLK			BCLK/	1	BCLK/1				
		01	BCL		BCLK		BCLK		BCLK/		BCLK/1		1	
		10	BCL		BCLK		BCLK		BCLK/2		BCLK/2			
		11	BCL		BCLK		BCLK		BCLK/4		BCLK/4		1	
		CLK is C					•		DOLIV		BOLIV		1	
	Stat	us							Ava	ailability				
		mal Mod	e On, Idl	e Mode	Off, Slee	p Out			Yes					
Register	Nor	mal Mod	e On, Idl	e Mode	On, Slee	p Out			Yes	3				
Availability		tial Mode							Yes					
			On, Idle	Mode C	n, Sleep Out Yes									
	Sie	ep In							Yes	<u> </u>				
	Sta	itus			Def	fault Valu	16							
					C3I									
Default	Po	wer On S	Sequence	<del></del>	8Ah/26h									
		V Reset			8Ah/26h									
	HΛ	V Reset			8Ah/26h									
					•									




## 10.2.10 PWCTR5 (C4h): Power Control 5 (in Partial mode/ full-colors)

C4H	PWCTR5	(Power 0	Control 5)												
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
PWCTR5	0	1	1	-	1	1	0	0	0	1	0	0	(C4h)		
1 <sup>st</sup> parameter	1	1	1	-	DCC9	DCC8	SAPC2	SAPC1	SAPC0	APC2	APC1	APC0	, ,		
	1	<u>'</u>	1	-		DCC6	DCC5	DCC4	DCC3	DCC2	DCC1	DCC0			
2 <sup>nd</sup> parameter  Description	-Set the	amount the amou	of curre unt of fixe 000 001 010 101 110 111	ed curre	Amount Operate Small Medium Large Reserve Small Medium Large	Amount of Current in Operational Amplifier Operation of the operational amplifier stops Small Medium Low Medium High Large Reserved Reserved  Amount of Current in Operational Amplifier Operation of the operational Amplifier Operation of the operational Amplifier Operation of the operational amplifier stops Small Medium Low Medium Low Medium High									
		00 01 10	BCLF BCLF BCLF	[9:8] (/1 (/1.5 (/2 (/4	BCLK BCLK BCLK	Partial mo 7:6] 5/1 5/1.5 5/2	BCLK BCLK BCLK BCLK	5:4] /1 /1.5 /2	DCC[3 BCLK BCLK BCLK BCLK	/1 /1.5 /2	DCC[1 BCLK/ BCLK/ BCLK/	1 1.5 2			
	Note: B	CLK is C	lock fred	uency fo	or Booste	er circuit									
Register Availability  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out  Yes  Sleep In  Yes															
Default	Status         Default Value           C4h         Power On Sequence         8Ah/EEh           S/W Reset         8Ah/EEh           H/W Reset         8Ah/EEh														



### 10.2.11 VMCTR1 (C5h): VCOM Control 1

C5H	VMCT	R1 (VCOM	Control 1)														
Inst / Para	D/C>	X WRX	RDX	D17-8	D7	D6	D5		D4	D3	D	2	D1	D0	HEX		
VMCTR1	0	1	1	-	1	1	0		0	0	1		0	1	(C5h)		
1 <sup>st</sup> parameter	1	1	1	-	-	-	VCOMS	S5	VCOMS 4	VCOMS 3	VCO	MS 2	VCOMS 1	VCOMS	0		
	VCOI	M voltage s	etting.														
		VCOMS [5:0]	VCOM		VCOMS [5:0]	VCC	M		VCOM: [5:0]	VCC	DM		VCOM: [5:0]	S ,	/COM		
	0	000000	-0.425	16	010000	-0.8	25 3	32	100000	) -1.2	25	48	110000	О .	-1.625		
	1	000001	-0.45	17	010001	-0.8	35 3	33	10000	1 -1.2	25	49	11000°	1	-1.65		
	2	000010	-0.475	18	010010	-0.8	75 3	34	100010	-1.2	75	50	110010	)	1.675		
	3	000011	-0.5	19	010011	-0.	9 3	35	100011	1 -1.	3	51	11001	1	-1.7		
	4	000100	-0.525	20	010100	-0.9	25 3	36	100100	-1.3	25	52	110100	)	1.725		
	5	000101	-0.55	21	010101	-0.9	5 3	37	10010	1 -1.3	35	53	11010 <sup>-</sup>	1	-1.75		
Description	6	000110	-0.575	22	010110	-0.9	75 3	38	100110	-1.3	75	54	110110	)	-1.775		
	7	000111	-0.6	23	010111	-1	3	39	10011	1 -1.	4	55	11011	1	-1.8		
	8	001000	-0.625	24	011000	-1.0	25 4	40	101000	-1.4	-1.425 56		111000	)	1.825		
	9	001001	-0.65	25	011001	-1.0	5 4	41	10100	1 -1.4	15	57	11100°	1	-1.85		
	10	001010	-0.675	26	011010	-1.0	75 4	42	101010	-1.4	75	58	111010	)	1.875		
	11	001011	-0.7	27	011011	-1.	1 4	43	10101	1 -1.	5	59	11101	1	-1.9		
	12	001100	-0.725	28	011100	-1.1	25 4	44	101100	-1.5	25	60	111100	)	1.925		
	13	001101	-0.75	29	011101	-1.1	5 4	45	10110	1 -1.5	55	61	11110 <sup>-</sup>	1	-1.95		
	14	001110	-0.775	30	011110	-1.1	75 4	46	101110	-1.5	75	62	111110	)	1.975		
	15	001111	-0.8	31	011111	-1.3	2 4	47	101111	1 -1.	6	63	111111	1	-2		
	S	tatus								Ava	ilabil	ity					
		ormal Mod								Yes							
Register		ormal Mod								Yes							
Availability		artial Mode artial Mode								Yes Yes							
		leep In	On, idie	wode C	л, зеер	Out				Yes							
	ت	-1															
	5	Status			Default Va	lue											
Defecult	-	Power On C	'oaucse		C5h												
Default		Power On S S/W Reset	equence		0Ah 0Ah												
	H/W Reset 0Ah																
							H/W Reset UAn										



## 10.2.12 VMOFCTR (C7h): VCOM Offset Control

C7H	VMOFCTF	R (VCOM	l Offset	Control)													
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
VMOFCTR	0	1	1	-	1	1	0	0	0	1	1	1	(C7h)				
Parameter	1	1	1	-	-	-	-	VMF3	VMF2	VMF1	VMF0	, ,					
		-Set VCOM Voltage level for reduce the flicker issue -Before use command 0xC7, the bit VMF_EN of command 0xD9 must be enabled (set to 1).															
			-	MF[4]					OM Outp								
			0	IVIF[4]		MF[3:0] 000			COMS"+1								
			0														
			0		1	<del>,</del>		1	COMS"+1	<u> </u>							
			0		1.	110		"\/(	COMS"+2	d							
Description			0			111			COMS"+1								
			1			000			COMS"	<u>u</u>							
			1			001			COMS"-1	4							
			1			)10			COMS"-20								
			1		1	710			JOINIO ZO	4							
			1		1.	110		"\/(	COMS"-14	1d							
			1			111			COMS"-15								
	- 1d=25m	V 2d-50	<b>∟</b> -اm\/ 3d	-75mv	<u>'</u>				JOINIO 10	<u> </u>							
			//// Ju-	-7 0111 V					١٨.,,	، نامامان،							
	Statu		e On. I	dle Mode	Off. Sleen	Out				Availability Yes							
Register	Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out									3							
Availability	Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out									3							
	Partia Sleep		On, Id	le Mode	On, Sleep	Out				Yes Yes							
									1160	<u> </u>							
	Stat	us			Default Va C7h	lue											
Default	Pow	er On S	equen	ce	10h												
		Reset			10h												
	H/W	Reset			10h												
Flow Chart					VMF[4:0] CMD Para  Modify VM CM Pa  VMF[4:0] VMF[4:0] Para	D9h	ster	Co Pall	rameter Displa y Actio n Mode quentia	1							

# 10.2.13 WRID2 (D1h): Write ID2 Value

D1H	WRID2	(Write ID:	2 Value)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRID2	0	1	1	-	1	1	0	1	0	0	0	1	(D1h)
Parameter	1	<b>↑</b>	1	-	-	ID26	ID25	ID24	ID23	ID22	ID21	ID20	-
Description	-Write 7-bit data of LCD module version to save it to NVMThe parameter ID2[6:0] is LCD Module version ID.												
Flow Chart				Modif	CTR3 (D 2[6:0] Ei CMD D9 Para 10l Para X  [6:0] disa CMD D9 Para 00l	nable Dh n 0] registe O1h (Xh	er/		Comm  Param  Disp y  Act n	nand neter pla io			

# 10.2.14 WRID3 (D2h): Write ID3 Value

D2H	WRID3	(Write ID:	3 Value)										
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRID3	0	1	1	-	1	1	0	1	0	0	1	0	(D2h)
Parameter	1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	-
Description				code mod product p			√M.						
Flow Chart				/	ID3 (D2				Para Dis	mand meter spla y ctio n ode uentia			

## 10.2.15 NVFCTR1 (D9h): NVM Control Status

D9H	NVFCTI	VFCTR1 (NV Memory Function Controller 1)													
Inst / Para	D/CX	WRX	RDX	D17-	-8 C	07	D6	D5	D4	D3	D2	D1	D0	HEX	
NVFCTR1	0	1	1	-		1	1	0	0	1	0	0	1	(D9h)	
parameter	1	1	1	-	(	0	VMF_EN	ID2_EN	0	0	0	0	EXT_R		
	-NVM co	NVM control status													
	Bit				Value										
Description	VMF_					1" = Command C7h enable ; "0" = Command C7h disable									
	ID2_E						nand D1h								
	EXT_	.R			Read: Write:		nsion com t care	imand sta	tus, "1" fo	or enable	, "0" for c	disable.			
	Sta	atus				Defau	ılt Value								
					D	)9h									
Default		wer On		ice	0	0h									
		N Reset				0h									
	HΛ	N Reset			0	0h									
Flow Chart					NVFC	CTR (		7	P P P P P P P P P P P P P P P P P P P	arameter Display Action Mode equential transter					

# 10.2.16 NVFCTR2 (DEh): NVM Read Command


DEH	NVFCTR	NVFCTR1 (NV Memory Function Controller 2)											
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NVFCTR2	0	1	1	-	1	1	0	1	1	1	1	0	(DEh)
1 <sup>st</sup> parameter	1	1	1		1	1	1	1	0	1	0	1	F5
2 <sup>nd</sup> parameter	1	1	1		1	0	1	0	0	1	0	1	A5
Description		ad Comm -" <i>Don't ca</i>											
Flow Chart					IVFCTR	-5h	7		Parame Displa Actio	and eter /	7             		

# 10.2.17 NVFCTR3 (DFh): NVM Write Command

DFH	NVFCT	R1 (NV	' Men	nory Fur	nction Con	troller 3							
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NVFCTR1	0	1	1	-	1	1	0	1	1	1	1	1	(DFh)
1 <sup>st</sup> parameter	1	1	1		NVM_CMD7	NVM_CMD6	NVM_CMD5	NVM_CMD4	NVM_CMD3	NVM_CMD2	NVM_CMD1	NVM_CMD0	
2 <sup>nd</sup> parameter	1	<b>↑</b>	1		1	0	1	0	0	1	0	1	A5
Description	-NVM_	Write Co	:0] : S	Select to	Program/	Erase ; Pr	ogram con	nmand : 3/	Ah ; Erase	command	: C5h		
Flow Chart			Enne E. CM ernal	h/D1h/l  able NV  XTC =  D F1h,	register D2h) /M : "1" 44h - 7.5V ON			Wait 20  Progra CMD D 1st Para 2nd Para  Wait 20  V  V  V  V  V  V  V  V  V  V  V  V  V	m Fh 3Ah A5h /M: "0"		Para	mand mand mand mand mand mand mand mand	1


## 10.2.18 GMCTRP1 (E0h): Gamma ('+'polarity) Correction Characteristics Setting

E0H	GMC	TRP0 (	(Gamn	na '+'po	larity	Corre	ction Charact	eristics Settin	ıg)					
Inst / Para	D/C>	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
GMCTRP1	0	1	1	-	1	1	1	0	0	0	0	0	(E0h	
1 <sup>st</sup> parameter	1	1	1	-	-	-	VRF0P[5]	VRF0P[4]	VF0P[3]	VRF0P[2]	VRF0P[1]	VRF0P[0]		
2 <sup>nd</sup> parameter	1	1	1	-	-	-	VOS0P[5]	VOS0P[4]	VOS0P[3]	VOS0P[2]	VOS0P[1]	VOS0P[0]		
3 <sup>rd</sup> parameter	1	<b>↑</b>	1	-	-	-	PK0P[5]	PK0P[4]	PK0P[3]	PK0P[2]	PK0P[1]	PK0P[0]		
4 <sup>th</sup> parameter	1	1	1	-	-	-	PK1P[5]	PK1P[4]	PK1P[3]	PK1P[2]	PK1P[1]	PK1P[0]		
5 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	-	PK2P[5]	PK2P[4]	PK2P[3]	PK2P[2]	PK2P[1]	PK2P[0]		
6 <sup>th</sup> parameter	1	1	1	-	-	-	PK3P[5]	PK3P[4]	PK3P[3]	PK3P[2]	PK3P[1]	PK3P[0]		
7 <sup>th</sup> parameter	1	1	1	-	-	-	PK4P[5]	PK4P[4]	PK4P[3]	PK4P[2]	PK4P[1]	PK4P[0]		
8 <sup>th</sup> parameter	1	1	1	-	-	-	PK5P[5]	PK5P[4]	PK5P[3]	PK5P[2]	PK5P[1]	PK5P[0]		
9 <sup>th</sup> parameter	1	1	1	-	-	-	PK6P[5]	PK6P[4]	PK6P[3]	PK6P[2]	PK6P[1]	PK6P[0]		
10 <sup>th</sup> parameter	1	1	1	-	-	-	PK7P[5]	PK7P[4]	PK7P[3]	PK7P[2]	PK7P[1]	PK7P[0]		
11 <sup>th</sup> parameter	1	1	1	-	-	-	PK8P[5]	PK8P[4]	PK8P[3]	PK8P[2]	PK8P[1]	PK8P[0]		
12 <sup>th</sup> parameter	1	1	1	-	-	-	PK9P[5]	PK9P[4]	PK9P[3]	PK9P[2]	PK9P[1]	PK9P[0]		
13 <sup>th</sup> parameter	1	1	1	-	-	-	SELV0P[5]	SELV0P[4]	SELV0P[3]	SELV0P[2]	SELV0P[1]	SELV0P[0]		
14 <sup>th</sup> parameter	1	1	1	-	-	-	SELV1P[5]	SELV1P[4]	SELV1P[3]	SELV1P[2]	SELV1P[1]	SELV1P[0]		
15 <sup>th</sup> parameter	1	1	1	-	-	-	SELV62P[5]	SELV62P[4]	SELV62P[3]	SELV62P[2]	SELV62P[1]	SELV62P[0]		
16 <sup>th</sup> parameter	1	1	1	-	-	-	SELV63P[5]	SELV63P[4]	SELV63P[3]	SELV63P[2]	SELV63P[1]	SELV63P[0]		
		Regist					e Polarity	Set-up Cont						
	-	High le	evel ad	ljustme		VRF0		Variable resistor VRHP						
							OP[5:0]	The voltage of V0 grayscale is selected by the 64 to 1 selector						
							1P[5:0]	The voltage of V1 grayscale is selected by the 64 to 1 selector  The voltage of V3 grayscale is selected by the 64 to 1 selector						
						PK0P[								
						PK1P[		<u> </u>	of V4 graysca					
						PK2P[		_	of V12 grayso					
						PK3P[			of V20 grayso					
Description		Mid lev	vel adj	ustmen		PK4P[			of V28 grayso					
						PK5P[			of V36 grayso				-	
						PK6P[			of V44 grayso					
						PK7P[			of V52 grayso					
							5:0]		of V56 grays				-	
						PK9P[			of V60 grayso				1	
							62P[5:0]	The voltage of V62 grayscale is selected by the 64 to 1 selector						
	Low level adjustment VOS0P[5:0]							The voltage of V63 grayscale is selected by the 64 to 1 selector						
	L	Low le	vei ad	ustmer	1[	v US0	P[0:U]	Variable res	ISIOF VKLP					



# 10.2.19 GMCTRN1 (E1h): Gamma '-'polarity Correction Characteristics Setting

E1H	GMCTRP0 (Gamma '+'polarity Correction Characteristics Setting)														
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
GMCTRP1	0	<b>↑</b>	1	-	1	1	1	0	0	0	0	1	(E1h		
1 <sup>st</sup> parameter	1	<b>↑</b>	1	-	_	-	VRF0N[5	7 VRF0N[4]	VF0N[3]	VRF0N[2]	VRF0N[1]	VRF0N[0]			
2 <sup>nd</sup> parameter	1	1	1	-	-	-	VOS0N[5	5] VOS0N[4]	VOS0N[3]	VOS0N[2]	VOS0N[1]	VOS0N[0]			
3 <sup>rd</sup> parameter	1	<b>↑</b>	1	-	-	-	PK0N[5]	PK0N[4]	PK0N[3]	PK0N[2]	PK0N[1]	PK0N[0]			
4 <sup>th</sup> parameter	1	1	1	-	-	1	PK1N[5]	PK1N[4]	PK1N[3]	PK1N[2]	PK1N[1]	PK1N[0]			
5 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	1	PK2N[5]	PK2N[4]	PK2N[3]	PK2N[2]	PK2N[1]	PK2N[0]			
6 <sup>th</sup> parameter	1	1	1	-	-	-	PK3N[5]	PK3N[4]	PK3N[3]	PK3N[2]	PK3N[1]	PK3N[0]			
7 <sup>th</sup> parameter	1	1	1	-	-	-	PK4N[5]	PK4N[4]	PK4N[3]	PK4N[2]	PK4N[1]	PK4N[0]			
8 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	-	PK5N[5]	PK5N[4]	PK5N[3]	PK5N[2]	PK5N[1]	PK5N[0]			
9 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	-	PK6N[5]	PK6N[4]	PK6N[3]	PK6N[2]	PK6N[1]	PK6N[0]			
10 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	-	PK7N[5]	PK7N[4]	PK7N[3]	PK7N[2]	PK7N[1]	PK7N[0]			
11 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	-	PK8N[5]	PK8N[4]	PK8N[3]	PK8N[2]	PK8N[1]	PK8N[0]			
12 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	ı	PK9[5]	PK9N[4]	PK9N[3]	PK9N[2]	PK9N[1]	PK9N[0]			
13 <sup>th</sup> parameter	1	1	1	-	-	-	SELV0N[	5] SELV0N[4]	SELV0N[3]	SELV0N[2]	SELV0N[1]	SELV0N[0]			
14 <sup>th</sup> parameter	1	1	1	-	-	-	SELV1N[	5] SELV1N[4]	SELV1N[3]	SELV1N[2]	SELV1N[1]	SELV1N[0]			
15 <sup>th</sup> parameter	1	1	1	-	-	-	SELV62N	[5]SELV62N[4]	SELV62N[3]	SELV62N[2]	SELV62N[1]	SELV62N[0]	]		
16 <sup>th</sup> parameter	1	<b>↑</b>	1	-	-	- SELV63N[5] SELV63N[4] SELV63N[3] SELV63N[2] SELV63N[1] SELV63N[0]						]			
Description	Н	<u>egister</u> igh leve	el adjus	stment	PK2 PK2 PK4 PK5 PK6 PK6 PK6	Edive F FON[5:0] VON[5 V1N[5 V1S:0] N[5:0] RN[5:0] RN[5:0] RN[5:0] RN[5:0] RN[5:0] RN[5:0] RN[5:0] RN[5:0] RN[5:0] RN[5:0] RN[5:0]	D] N S:O] 7	Set-up Contents Variable resisto The voltage of \	r VRHN /0 grayscale /1 grayscale /3 grayscale /4 grayscale /12 grayscale /20 grayscale /28 grayscale /36 grayscale /44 grayscale /52 grayscale /56 grayscale	is selected by its selected by	by the 64 to 1 by the 64 to 1 by the 64 to	selector selector 1 selector			
					SEL	.V63N	[5:0]	The voltage of V63 grayscale is selected by the 64 to 1 selector  Variable resistor VRLN							



### 11 Power Structure

#### 11.1 Driver IC Operating Voltage Specification





Fig 11.1.1 Power Booster Level

#### 11.2 Power Booster Circuit






## 11.2.1 EXTERNAL COMPONENTS CONNECTION

Pad Name	Connection	Rated (Min) Voltage	Typical capacitance value
AVDD	Connect to Capacitor: AVDD   GND	6.3V	1.0 uF
AVCL	Connect to Capacitor: AVCL  GND	6.3V	1.0 uF

#### 12 Gamma structure

#### 12.1 TRUCTURE OF GRAYSCALE AMPLIFIER

16 voltage levels (VIN0-VIN15) between GVDD(GVCL) and VSS are determined by the high/ mid/ low level adjustment registers. Each mid-adjustment level is split into 64 levels again by the internal ladder resistor network. As a result, grayscale amplifier generates 64 voltage levels ranging from V0 to V63 and outputs one of 64 levels.



## 12.2 Gamma Voltage Formula (Positive/ Negative Polarity)

Gray Level	Voltage Formula (Positive)	Voltage Formula (Negative)
0	VINP0	VINP0
1	VINP1	VINP1
2	VINP2	VINP2
3	VINP3	VINP3
4	VINP4	VINP4
5	V4-(V4-V12)*(4/32)	V4-(V4-V12)*(4/32)
6	V4-(V4-V12)*(8/32)	V4-(V4-V12)*(8/32)
7	V4-(V4-V12)*(12/32)	V4-(V4-V12)*(12/32)
8	V4-(V4-V12)*(16/32)	V4-(V4-V12)*(16/32)
9	V4-(V4-V12)*(20/32)	V4-(V4-V12)*(20/32)
10	V4-(V4-V12)*(24/32)	V4-(V4-V12)*(24/32)
11	V4-(V4-V12)*(28/32)	V4-(V4-V12)*(28/32)
12	VINP5	VINP5
13	V12-(V12-V20)*(4/32)	V12-(V12-V20)*(4/32)
14	V12-(V12-V20)*(8/32)	V12-(V12-V20)*(8/32)
15	V12-(V12-V20)*(12/32)	V12-(V12-V20)*(12/32)
16	V12-(V12-V20)*(16/32)	V12-(V12-V20)*(16/32)
17	V12-(V12-V20)*(20/32)	V12-(V12-V20)*(20/32)
18	V12-(V12-V20)*(24/32)	V12-(V12-V20)*(24/32)
19	V12-(V12-V20)*(28/32)	V12-(V12-V20)*(28/32)
20	VINP6	VINP6
21	V20-(V20-V28)*(4/32)	V20-(V20-V28)*(4/32)
22	V20-(V20-V28)*(8/32)	V20-(V20-V28)*(8/32)
23	V20-(V20-V28)*(12/32)	V20-(V20-V28)*(12/32)
24	V20-(V20-V28)*(16/32)	V20-(V20-V28)*(16/32)
25	V20-(V20-V28)*(20/32)	V20-(V20-V28)*(20/32)
26	V20-(V20-V28)*(24/32)	V20-(V20-V28)*(24/32)
27	V20-(V20-V28)*(28/32)	V20-(V20-V28)*(28/32)
28	VINP7	VINP7
29	V28-(V28-V36)* (4/32)	V28-(V28-V36)* (4/32)
30	V28-(V28-V36)* (8/32)	V28-(V28-V36)* (8/32)
31	V28-(V28-V36)* (12/32)	V28-(V28-V36)* (12/32)
32	V28-(V28-V36)* (16/32)	V28-(V28-V36)* (16/32)
33	V28-(V28-V36)* (20/32)	V28-(V28-V36)* (20/32)
34	V28-(V28-V36)* (24/32)	V28-(V28-V36)* (24/32)
35	V28-(V28-V36)* (28/32)	V28-(V28-V36)* (28/32)
36	VINP8	VINP8
37	V36-(V36-V44)*(4/32)	V36-(V36-V44)*(4/32)
38	V36-(V36-V44)*(8/32)	V36-(V36-V44)*(8/32)
39	V36-(V36-V44)*(12/32)	V36-(V36-V44)*(12/32)


40	V36-(V36-V44)*(16/32)	V36-(V36-V44)*(16/32)	
41	V36-(V36-V44)*(20/32)	V36-(V36-V44)*(20/32)	
42	V36-(V36-V44)*(24/32)	V36-(V36-V44)*(24/32)	
43	V36-(V36-V44)*(28/32)	V36-(V36-V44)*(28/32)	
44	VINP9	VINP9	
45	V44-(V44-V52)*(4/32)	V44-(V44-V52)*(4/32)	
46	V44-(V44-V52)*(8/32)	V44-(V44-V52)*(8/32)	
47	V44-(V44-V52)*(12/32)	V44-(V44-V52)*(12/32)	
48	V44-(V44-V52)*(16/32)	V44-(V44-V52)*(16/32)	
49	V44-(V44-V52)*(20/32)	V44-(V44-V52)*(20/32)	
50	V44-(V44-V52)*(24/32)	V44-(V44-V52)*(24/32)	
51	V44-(V44-V52)*(28/32)	V44-(V44-V52)*(28/32)	
52	VINP10	VINP10	
53	V52-(V52-V56)*(1/4)	V52-(V52-V56)*(1/4)	
54	V52-(V52-V56)*(2/4)	V52-(V52-V56)*(2/4)	
55	V52-(V52-V56)*(3/4)	V52-(V52-V56)*(3/4)	
56	VINP11	VINP11	
57	V56-(V56-V60)*(1/4)	V56-(V56-V60)*(1/4)	
58	V56-(V56-V60)*(2/4)	V56-(V56-V60)*(2/4)	
59	V56-(V56-V60)*(3/4)	V56-(V56-V60)*(3/4)	
60	VINP12	VINP12	
61	VINP13	VINP13	
62	VINP14	VINP14	
63	VINP15	VINP15	

### 13 Example Connection with Panel direction and Different Resolution


#### 13.1 Application of connection with panel direction

Case 1: (This is default case)


- 1<sup>st</sup> Pixel is at Left Top of the panel
- RGB filter order = RGB




- Case 2:
- 1st Pixel is at Left Top of the panel
- RGB filter order = BGR



- Direction default setting (H/W)
- SMX = '0'
- SMY = '0'
- SRGB = '0'
- S1 = Filter R
- S2 = Filter G
- S3 = Filter B
- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV




- Direction default setting (H/W)
- SMX = '0'
- SMY = '0'
- SRGB = '1'
- S1 = Filter B
- S2 = Filter G
- S3 = Filter R
- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV




#### Case 3:

- 1<sup>st</sup> Pixel is at Right Bottom of the panel
- RGB filter order = RGB



Case 4:

- 1st Pixel is at Right Bottom of the panel
- RGB filter order = BGR



- Direction default setting (H/W)

SMX = '1'

SMY = '1'

SRGB = '0'

S1 = Filter R

S2 = Filter G

S3 = Filter B

- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV



- Direction default setting (H/W)

SMX = '1'


SMY = '1'

SRGB = '1'

S1 = Filter BS2 = Filter G

S3 = Filter R


- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV




### 13.2 Application of connection with Different resolution

Case1 of Resolution (128RGB x 160) (GM[1:0] = "11") RAM size=128 x 160 x 18-bit (Used) Display size = 128RGB x 160

#### 1). Example for SMX=SMY='0'




#### 2). Example for SMX=SMY='1'






Case2 of Resolution (132RGB x 162) (GM[1:0] = "00") RAM size=132 x 162 x 18-bit (Used) Display size = 132RGB x 162

#### 1). Example for SMX=SMY='0'




### 2). Example for SMX=SMY='1'



#### 13.3 Microprocessor Interface applications


#### 13.3.1 8080-Series MCU Interface for 8-bit data bus (P68=0, IM2, IM1, IM0="100")

#### 80 Serial MPU 8-Bit Bus




#### 13.3.2 8080-Series MCU Interface for 16-bit data bus (P68=0, IM2, IM1, IM0="101")

#### 80 Serial MPU 16-Bit Bus




#### 13.3.3 8080-Series MCU Interface for 9-bit data bus (P68=0, IM2, IM1, IM0="110")

## 80 Serial MPU 9-Bit Bus




#### 13.3.4 8080-Series MCU Interface for 18-bit data bus (P68=0, IM2, IM1, IM0="111")

#### 80 Serial MPU 18-Bit Bus




#### 13.3.5 6800-Series MCU Interface for 8-bit data bus (P68=1, IM2, IM1, IM0="100")

#### 68 Serial MPU 8-Bit Bus




#### 13.3.6 6800-Series MCU Interface for 16-bit data bus (P68=1, IM2, IM1, IM0="101")

#### 68 Serial MPU 16-Bit Bus




#### 13.3.7 6800-Series MCU Interface for 9-bit data bus (P68=1, IM2, IM1, IM0="110")

#### 68 Serial MPU 9-Bit Bus




#### 13.3.8 6800-Series MCU Interface for 18-bit data bus (P68=1, IM2, IM1, IM0="111")

#### 68 Serial MPU 18-Bit Bus




#### 13.3.9 3-Line serial MCU Interface (IM2, IM1, IM0="000", SPI4W=0)

#### 3-Pin Serial Mode



#### 13.3.10 4-Line serial MCU Interface (IM2, IM1, IM0="000", SPI4W=1)

### 4-Pin Serial Mode



# 14 Revision History

		ST7735R Specification Revision History
Version	Date	Description
V0.1	2009/07/10	First issue.
V0.2	2009/08/05	Modify VGH, VGL PAD location (P7) Add TESEL pin description. (P16) Modify command DFh (P147) Modify AVDD range 4.5~5.1 (P152)
V0.3	2009/10/08	Modify EXTC description(P15) Modify fosc value.(P126~P128) Add gamma structure diagram.(P155)
V0.4	2009/11/10	Modify VCOM level voltage (P1) Modify GB height (P5) Modify TESEL pin description (P16) Modify VDD rating voltage (P18) Modify 8080/6800 Tast address setup time (P21, P23) Modify Cmd.DEh & DFh (P124) Modify Vcom offset level (P142) Modify AVCL voltage range (P152)
V0.5	2009/11/23	Modify frame rate formula description.(P126,P127,P128)
V0.6	2009/12/22	Add pad arrangment figure (P2)
V0.7	2010/02/23	Modify power consumption table (P20)
V0.8	2010/04/20	Add Command 0xB6 (P130) VGL pad extended to 3 pads (P7)
V1.0	2010/05/06	Modify GVDD range (P1, P19) Modify ID1 value (P84, P119)
V1.1	2010/6/24	Modify bump information (P3) Modify command 0xB6 default value (P131)
V1.2	2010/7/14	Add DummyR description.(P17)
V1.3	2010/7/23	Modify command 0xB6 waveform(P130) Modify gamma negative voltage name (P157)
V1.4	2010/12/15	Modify absolute operation range(P18)