1

VPR Assessment of a Novel Partitioning Algorithm

David Munro

School of Computer Science and Engineering
The University of New South Wales

A thesis submitted for partial requirement of the degree:

Bachelor of Engineering (Computer)

Submitted: 4th, 2012

Supervisor: Oliver Diessel

Acknowledgements

I would like to thank my supervisor Oliver Diessel for his assistance and advice throughout the entire process. I also wish to thank Patricia Munro and Salima Yeung for their proofreading.

Abstract

Field-Programmable Gate Array (FPGA) systems would be well suited to space-based applications except for their vulnerability to space-based radiation. Various techniques for dealing with their susceptibility have been discussed in the literature. This thesis aims to develop and assess a key part of a theoretical technique to protect against radiation-induced Single Event Upsets (SEUs) and to assess the overheads of the technique.

Contents

1	Intr	roduction	1
	1.1	Overview	1
		Field-Programmable Gate Arrays (FPGAs)	1
		Partial Reconfiguration	3
		Space Based Applications	3
		How We Deal With FPGAs Downsides	4
	1.2	Triple Modular Redundancy (TMR)	6
		Error Recovery Time for TMR	6
		TMR Implementations	7
		Our Algorithm	8
	1.3	Computer-Aided Design (CAD) Flow	9
		How Versatile Place and Route (VPR) Works	10
		Packer	11
		Placer	11
		Router	11
2	Proj	ject Outline	13
		Project Objectives	13
		Design of Partitioning Algorithm	13
		Assessment of Partitioning Algorithm	13
3	Algo	orithm	14
	3.1	Data Structures	14
		Basic Types	14
		Blif	16
		Model	16
		BlifNode	16
		Signal	17
		Directed Flow Graph or Data Flow Graph (DFG) Traversal	17
	3.2	Algorithm	19

CONTENTS v

	eferences 54			
A	Resi	ults	49	
6	Con	clusion	48	
5	Lim	itations and Future Work	47	
	4.8	DFS vs BFS	46	
	4.7	Recovery Time	46	
	4.6	Running Time	45	
	4.5	Operating Frequency	45	
	4.4	Area	45	
	4.3	Stochastic Nature of Placement	44	
	4.2	Sanity Check	43	
		Target Architecture	41	
	4.1	Benchmarking Procedure	41	
4	Resi	ılts	41	
	3.6	Input File Format	39	
		Choice of Language	39	
	3.5	Design Choices	38	
	3.4	Correctness	38	
	3.3	Performance	37	
		Test	37	
		Flatten	37	
		Join	35	
		Triplicate	33	
		CutSignal	31	
		UpdateCostsAndBreakCycles	28	
		AddNode	26	
		RecoveryTime	25	
		MakeIOList	23	
		Partition	20	
		Main	19	

CONTENTS vi

List of Corrections

Latch vs Flip-Flop. Be consistent, probably prefer. Actual FPGA hardware seems to be a general	
purpose register than can behave as either. Probably FF that can be a LUT?	i
Need to fix title to match CSE requirements, and check other format restrictions	i
rewrite	1
TODO: Use own image. Wilton lecture notes have no license/copyright notice/etc attached, so	
don't know if this usage is actually allowed. Plus, doesn't look that good.	2
Check grammar in this next section.	3
Explain columns	5
Expand?	5
explain?	8
Reference	8
hyphenate?	9
Reference	9
Reference	1
Awkward phrasing, fix	1
TODO: Reason?	2
Expand or cut?	3
TODO: Image showing DFG traversal, and example of blif file and class contents	8
TODO: Reference	2
TODO: Reference	2
Need to create section	8
Sample algorithm for CutSignal	1
dots, no arrow between sinks	1
link	7
Check. Is this just linear in number of IOs?	8
Add in table of results	8
Reference and add	9
Reference	.1
Correc to use actual results	.1
Compare 6-LUT vs 4-LUT architecture, and how they compare to benchmark circuits	.1
Clarify table	4
Explain estimating clock period and number of partitions	4
Value	.5
Flesh out section	.5
flesh out	.6
reference	Q

CONTENTS		
TODO: Change I, we, our, my, etc to passive voice		56

Glossary

ABC Good Question. 14, 37, 38, 40, 41

ASIC Application-Specific Integrated Circuit. 1, 4, 8

BLE Basic Logic Element. 2, 6, 7, 41, 45

BLIF Berkeley Logic Interchange Format. 10, 14, 16, 17, 20, 22, 33, 37–40, 47

CAD Computer-Aided Design. iv, 1, 9, 14, 39

CLB Configurable Logic Block. 2, 6, 9, 41, 43

CPU Central Processing Unit. 13

cut Cut a signal. 6

DAG Directed Acyclic Graph. 28

DFG Directed Flow Graph or Data Flow Graph. iv, 7–9, 16, 17, 26, 28, 38, 40

DICE Dual Interlock Storage Cell. 5

FPGA Field-Programmable Gate Array. iii, iv, ix, 1–5, 8, 9, 11

ICAP Internal Configuration Access Port. 3

IO Input/Output. 2

LUT Lookup Table. ix, 2, 6, 11, 17, 40–42, 44, 47

MBU Multi-Bit Upset. 4, 6

MCNC Microelectronics Centre of North Carolina. 37, 38, 41

mux Multiplexer. 2

GLOSSARY ix

NRE Non-Recurring Engineering. 1, 3

primitive Most basic circuit element. Either a latch or a Lookup Table (LUT). 2, 9

SAT Boolean Satisfiability Problem. 37

scrubbing Refreshing an FPGA's configuration memory to purge accumulated erorrs. 7

SEU Single Event Upset. iii, 3–8

SRAM Static RAM. 2–5

TMR Triple Modular Redundancy. iv, 1, 5–8, 37, 38, 48

VHDL VHSIC Hardware Description Language. 8, 9

VPR Versatile Place and Route. iv, 10-13, 38-41, 44

VTR Verilog To Routing. 41

Chapter 1

Introduction

1.1 Overview

Space plays an increasingly important role in the functioning of modern societies, being vital for fields including navigation, meteorology, and communications [18]. FPGA systems have many beneficial features, such as their flexibility and low Non-Recurring Engineering (NRE) costs which make them highly desirable for space-based applications. Unfortunately they have far greater susceptibility to space radiation. Hardened FPGAs offer only a fraction of the gate counts (and hence capability of implementing large or complex circuits) of non-hardened offerings prompting a search for a solution to the radiation susceptibility of FPGAs using mainstream hardware [17], one of the most popular of which is TMR. In TMR, vulnerable components are triplicated allowing for errors to be detected and mitigated. This thesis is based on the work of [9] which introduces an approach to TMR, and aims to develop a key part of the approach and assess the implementation with the aid of an open-source CAD toolchain for FPGAs.

¹ The remainder of this chapter provides an overview of these technologies, discusses alternatives to our approach, and details why we have chosen the technique we have. Chapter 2 introduces our approach to benchmarking circuits, and presents our initial results along with a brief discussion; Chapter 3 describes our implementation and design choices made in the implementation and Chapter 4 outlines our schedule and current progress, and our final chapter presents our closing remarks.

Field-Programmable Gate Arrays (FPGAs)

FPGAs are popular devices capable of implementing a wide variety of circuits. Unlike Application—Specific Integrated Circuits (ASICs) which must be specially designed and manufactured for an application—a lengthy and expensive process—FPGAs are a generic off the shelf device which can be mass produced by manufacturers and then adapted for an individual user's needs. Their flexibility, low cost, and faster development time make them the most economic for a range of applications.

¹rewrite




Figure 1.1: Island Style FPGA

2

There are three main components to an FPGA: Input/Output (IO) blocks, usually around the edge, allowing for input and output from the FPGA; Configurable Logic Blocks (CLBs) containing all the logic elements or primitives; and the routing between all the components. Most FPGAs also contain other structures embedded in the CLB array to provide commonly used resources such as multipliers. While they can be implemented using latches and Lookup Tables (LUTs), embedding them as discrete components allows for denser designs. The routing between components consists of channels running horizontally and vertically with a number of wires and programmable switches connecting the wires to each other and to CLBs allowing for configurable paths between arbitrary components. A typical switch or connection block has a configuration cell storing the state, and a connection can be made or unmade by writing a new value to the cell for that switch. The most common style of routing is known as island style (as the CLBs are located as islands in a sea of routing) with the routing area making up some 80%-90% of the FPGA's area [11]. Each CLB is a cluster of smaller blocks, called Basic Logic Elements (BLEs), with each BLE containing the logic primitives, typically a programmable LUT to implement combinational logic, a latch for register operations and implementing sequential logic, and a Multiplexer (mux) to switch between the two. The values for the LUT, whether the mux is selecting the latch or LUT output, and other component states are all stored in configuration memory like the routing switches and are typically implemented in Static RAM (SRAM).

²TODO: Use own image. Wilton lecture notes have no license/copyright notice/etc attached, so don't know if this usage is actually allowed. Plus, doesn't look that good.

Programming an FPGA involves loading in a bitstream which describes all the component values (i.e. contents of the configuration memory for each cell) for a circuit, accomplished through writing the bitstream to a special configuration port on the FPGA. A number of FPGAs also allow for run time programming, or reconfiguration, of parts of a circuit through loading the bitstream for only the section of interest while the rest of the FPGA keeps running.

- ³ There are four main technologies used to implement the configuration memory in FPGAs:
- SRAM, which gives the highest density devices and includes the Virtex-5 family this thesis focuses on. These are volatile and must be reprogrammed every power up from an external configuration memory;
- (anti)fuse, which are only one-time programmable;
- flash, which is non-volatile (thus not does not require an external configuration memory) and reprogrammable. These have a lower density than SRAM based FPGAs [11].

Partial Reconfiguration

Partial reconfiguration involves loading configuration information for part of a circuit during operation. Much like the complete configuration described above, it involves writing a configuration bitstream to one of the available configuration ports, in this case also including the location of the region to reconfigure. The configuration memory of recent Virtex devices is subdivided into frames, and one can only reconfigure entire frames. A configuration frame is 41 (32-bit) words long on a Virtex-5 device. The larger the area being reconfigured the more frames required, and consequently the larger the bitstream and hence the longer the time to reconfigure. The main configuration ports used are the external SelectMAP interface or the equivalent Internal Configuration Access Port (ICAP), with a bandwidth of 400MB/s in all Virtex devices [9,23]

Space Based Applications

Space is quite different from a terrestrial environment, and FPGAs have a number of advantages due to their lower Non-Recurring Engineering (NRE) costs and flexibility. As FPGAs can be reconfigured during a mission, faulty or outdated designs can be replaced remotely; however, there is a significant downside: as systems go further into space and are no longer protected by the earth's atmosphere they become increasingly likely to suffer from radiation-induced errors where ionising radiation impinging on a component causes charge build up, potentially triggering incorrect operation [21]. As outlined in Table 1.1, for higher orbits the mean time to upset is on the order of only a second, and this rate increases as technology advances and chip density further increases. Of the potential effects, which range from unnoticeable to device destruction, this thesis is concerned with mitigating Single Event Upsets (SEUs),

³Check grammar in this next section.

Orbit	SEUs per device/day	Mean time to upset (s)
LEO (560 km)	4.09	2.11×10^4
Polar (833 km)	1.49×10^4	5.81
GPS (20,200 km)	5.46×10^4	1.58
Geosynchronous (36,000 km)	6.20×10^4	1.39

Table 1.1: SEU Rate Predictions for a Virtex-4 XC4VLX200 device at various orbits [9]

where an incorrect signal is triggered but the underlying circuitry is not damaged. We also concern ourselves primarily with errors affecting only single bits or components rather than Multi-Bit Upsets (MBUs) in which multiple components are affected at the same time.

In an ASIC, while SEUs may be picked up and latched or otherwise continue affecting the circuit in future, the component itself continues operating normally.

FPGAs on the other hand are vulnerable to configuration errors as well. When the charged particle impacts configuration memory it can flip the state of that cell changing the implemented circuit. Unlike transient errors, these functional errors persist until corrected.

Additionally for SRAM devices, the off-chip configuration memory itself can be affected, so the next time the chip is reprogrammed (e.g. after power cycling), an incorrect circuit configuration will be loaded.

(Anti)fuse devices, being non reprogrammable, are immune to configuration errors, though both SRAM and flash-based FPGAs are vulnerable and all three are susceptible to transient SEUs [7].

How We Deal With FPGAs Downsides

Clearly, in order for FPGAs to be viable in space-based systems the effects of SEUs must be mitigated. A number of technologies and techniques are available, each with their own advantages and disadvantages. A number of options exist which detect errors but are unable to determine the correct result, requiring a reload of the configuration memory while the circuit is non operational until the reconfiguration completes. For many applications this downtime is impractical, thus we will be looking at options which allow the circuit to continue operating correctly. There are three main categories of SEU hardening techniques for FPGAs [5]:

- Charge Dissipation, which aims to keep the effect of the radiation below the level where it would have an effect. This includes techniques such as increasing the drive current. These methods typically require custom hardware (increasing costs) and usually increase power usage.
- Temporal Filtering, which aims to filter out transient SEUs, includes methods such as delay-and-vote [5]. These techniques often slow down operation and are ineffective against configuration errors.

	Power (µW)	Speed (ns)	HARDNESS (e/b-d)	AREA (mm ²)
Standard	Rise – 0.7 Fall – 0.2	Rise – 0.21 Fall – 0.27	10 ⁻⁸ 1 node	360
Increased Drive Current	Rise – 1.0 Fall – 0.2	Rise – 0.16 Fall – 0.15	$\begin{array}{c} 2\times 10^{-9}\\ 1 \text{ node} \end{array}$	460
TMR	Rise – 1.72 Fall – 1.27	Rise – 0.2 Fall – 0.27	10 ⁻¹¹ 2 node	1200
DICE	Rise - 1.4 Fall - 1.1	Rise - 0.96 Fall - 0.97	1.6×10^{-10} 2 node	520

Table 1.2: Comparison of hardening techniques [5]

• Spatial Redundancy, which uses multiple redundant circuits to detect errors and be able to continue operating. Spatial redundancy techniques include Dual Interlock Storage Cell (DICE) [8] and Triple Modular Redundancy (TMR) and can be implemented either in hardware, or at the design level not requiring any custom hardware. These methods typically increase area and power usage.

While hardened FPGAs are available, they typically lag well behind mainstream commercial offerings [17], thus solutions which can be implemented on mainstream commercial FPGA hardware are desirable. Additionally, there is very little point hardening an FPGA and not its configuration buffers and memory which take up far more surface area [11] and are thus even more vulnerable. For these reasons TMR, requiring no custom hardware and providing SEU protection against both transient and functional errors, is one of the more popular SEU hardening techniques even though it comes at the cost of more than tripling area and greatly increasing power usage. Table 1.2 details power usage, operating speed, hardness, and required area for flip flops which have been hardened using the techniques listing within the table. ⁴ Additionally, for SRAM based FPGAs the off-chip configuration memory must also be protected as SRAM is volatile and loads the state from this memory at start up. This can be accomplished by incorporating error detection and correction techniques in the RAM, something already in place on a number of mainstream FPGAs such as the Virtex-4 and -5 [10].

One additional type of hardening is physical shielding i.e. surrounding the FPGA with a material to block incoming radiation. Unlike the above approaches this requires no modification to the FPGA hardware or implemented circuit. Unfortunately, it increases cost, weight and size, and may not always be practical. ⁵

⁴Explain columns

⁵Expand?

1.2 TMR

Triple Modular Redundancy is a commonly used method for creating fault tolerant systems in which a given circuit is implemented three times with independent components, with the outputs feeding into a voter circuit to determine the majority value. As an SEU affects only a single component or bit of data (c.f. MBU) it will affect the output value of at most one version, so the majority vote is still correct. For transient errors that are not in a feedback loop correcting the output is enough to fix the error; however, SEUs in feedback paths or in the configuration memory will persist, and this necessitates some method for eliminating them. One possible approach is resetting the system but while this occurs the system is unavailable, so a reset may not be a feasible solution. Instead, partial reconfiguration could be used to reconfigure only the faulty circuit while the redundant circuits continue operating and providing output. After reconfiguration the circuit must then be resynchronised to the same state as the other two. We use the approach presented by [9] which involves running the circuit until the state converges, which is guaranteed (for acyclic circuits) to occur within a timeframe given by the number of register stages and the clock frequency. In order for this approach to always resynchronise correctly the circuit must have no feedback loops which could carry incorrect data. To solve this we simply ensure that all feedback loops are cut, that is, the value is voted on before being passed back into the circuit. This has the additional benefit of correcting transient errors which would otherwise be caught in a feedback cycle by ensuring the cycle data is correct.

This approach requires three times as many circuit elements (as the circuits are triplicated) plus whatever is required for voters. By minimising the number of voters, we can thus reduce the overhead of our approach.

Error Recovery Time for TMR

Once an error occurs it takes up to T_{path} to reach the voter and be detected, where T_{path} is given by the clock period and number of register stages. This is called the *error detection time*. Detection of an error can then be used to trigger reconfiguration.

Sending a request to the reconfiguration controller goes through a token ring network connecting together the other voters and the reconfiguration controller. In the worst case it takes one full cycle of the network to receive the token, one full cycle to reach the reconfiguration controller, and three cycles to transmit the request, giving $5 \times CyclesPerHop$. Benchmarks of a sample voter indicate 50 clock cycles per hop is a good estimate.

Reconfiguration time = T_R is dependent upon the circuit size. For our target device based on Virtex-5 we round the circuit's area usage up to an allocatable area of 20 CLBs (representing one CLB column in a reconfiguration row). Each CLB consists of 8 BLEs (each BLE having one LUT and one latch) a giving us a target a reconfiguration area that consists of 160 BLEs and requiring 36 frames of 41 32-bit words each. The bitstream size for this area is 1476 words which takes $14.8\mu s$ to reconfigure at 100MHz [2].

Once the error has been detected and the circuit reconfigured it must then be resynchronised with the other partitions, which takes up to T_{path} using the previously described technique.

The error recovery time consists of the time to detect the error, send a request to the configuration controller, and then reconfigure and resynchronise the circuit, thus is a function of the circuit area, clock frequency, and number of register stages. Therefore it is required that the number of register stages and area are small enough, and frequency large enough, that our error recovery time is within a user specified limit.

Error Recovery Time = Error Detection Time + Reconfiguration Time + Resynchronisation Time

Error Detection Time $\leftarrow T_{path} = \text{Clock Period} \times \text{Register Stages}$

 $Communication \ Time = 5 \times Cycles \ per \ hop \times Number \ of \ flits \times Number \ of \ Hops \times Clock \ Period$

Communication Time = $50 \times 5 \times (\text{Number of Partitions} + 1) \times \text{Clock Period}$

$$\begin{split} \text{Reconfiguration Time} &= \text{Clock Period} \times \frac{\text{Bitstream Size}}{\text{Reconfiguration Speed}} \\ &= \text{Clock Period} \times \left\lceil \frac{\text{Number of BLEs}}{160} \right\rceil \times 1.48 \times 10^{-5} \end{split}$$

Resynchronisation Time $\leftarrow T_{path} = Clock Period \times Register Stages$

(1.1)

Additionally, as each voter circuit adds some constant overhead in terms of area, power usage and clock frequency slowdown it is desirable to have each partition as large as possible. This thesis is concerned with implementing and assessing this TMR design; a discussion of other TMR methods and our reasons for not using them is included below.

This method only works when at most one SEU occurs within the error detection and recovery time; should SEUs occur in two of the three partitions then it is impossible for the voter to determine the correct value necessitating a complete reload of the configuration memory (*scrubbing*). Therefore, we require the error detection and recovery time to be sufficiently small that the likelihood of multiple events occurring within that time period are sufficiently small.

Additionally, as mentioned earlier, it is also desirable to minimise the number of voters to reduce the overhead of this approach. To that end, having larger (and hence fewer) partitions is preferable to smaller partitions provided we still stay within our target recovery time.

TMR Implementations

This thesis builds on the work of [9] which details a partitioning algorithm that traverses a circuit represented as a Directed Flow Graph or Data Flow Graph (DFG) in a breadth-first manner, creating partitions that stay within our constraints. Our goal is to create an algorithm which stays within a user-specified error recovery time, doesn't require existing code to be rewritten, allows for both custom voting and




Figure 1.2: DFG before and after partitioning

reconfiguration logic to be added, can use industry standard FPGAs rather than custom hardware, and effectively protects the entire system from SEUs with as close to no downtime as achievable. Additionally, it is desirable to limit the overhead of implementing TMR through minimising the number of voters required. There are a number of existing TMR solutions, however none quite meet our requirements. Our first requirement is that standard FPGA hardware can be used, with our implementation specifically targeting Virtex-5 chips. Options with custom hardware such as [17] (with three FPGAs and an ASIC voter in a single package), are often prohibitively expensive, and prevent us from using our existing boards. Many FPGAs marketed specifically at space-based applications are, in addition to featuring specialised hardware, only latchup⁶ immune or only include inbuilt TMR on registers, leaving them still vulnerable to SEUs [13]. Non hardware solutions are typically implemented pre-synthesis, such as [12] (which introduces a VHDL library featuring triplicated components), and require existing code to be rewritten, or during synthesis such as [1] and [3] which support neither specifying an error recovery limit, nor for adding reconfiguration logic. Other options look at using partial TMR (such as [19]) which, while it does reduce the overhead of TMR, means the entire circuit is no longer protected, or have excessive downtimes to recover from errors such as [4], which uses idle cycles in a data path to calculate redundant results. One approach similar to ours is presented by [14] who also partition a post-synthesis netlist (represented by a DFG), but their focus is on evaluating techniques for cutting feedback loops, while we focus on partitioning circuits into smaller sub circuits. Cutting feedback loops is however a part of this thesis, and their work could be incorporated in, although for our current implementation a simple depth first traversal described later in Section ??⁷ was chosen.

Our Algorithm

Given a netlist description of a circuit, it is possible to represent the circuit as a DFG [11]. Our goal is to split a DFG into a number of smaller subgraphs, triplicate the components of each subgraph, and insert

⁶explain?

⁷Reference

voting and recovery logic, with each subgraph having independent components and an error recovery time within our threshold. We can then proceed to implement our graph, made up of our new subgraphs, as normal. To do so we traverse the DFG in a depth-first manner, keeping track of the number of register stages, area, and maximum frequency, extending our partition area as we do so, until our recovery time constraint would be violated. As we extend our partition area we must detect any cycles and cut them, joining them back up after the output has been voted on. We thereby ensure that each partition is acyclic and guarantee that the circuit will resynchronise and not get incorrect data trapped in a feedback loop. At that point we cleave off our partition and write it to a file, open a new empty partition, and repeat for all circuit elements. Once this is done, we have a set of subcircuits. We now triplicate each partition and insert our additional voting logic, then join each subcircuit back together.

1.3 CAD Flow

FPGAs are typically programmed in a hardware description language such as VHDL or Verilog, and then a number of programs (collectively making up the CAD flow or development toolchain) turn the source into a bitstream to program a target FPGA. The design flow process can be split into a number of subprocesses⁸ as illustrated in Figure 1.3 [6, 11, 16].

- 1. The synthesiser turns a hardware description language such as VHDL or Verilog into a netlist of basic gates and flip-flops.
- 2. The optimiser removes redundant logic, and attempts to simplify logic.
- 3. The mapper maps logic elements to primitives, the basic logic elements contained on the FPGA.
- 4. The packer combines logic elements into CLBs.
- 5. The placer locates each CLB within the FPGA architecture, deciding which physical block implements which logic block.
- 6. The router makes the required connections between each element by deciding which switches are on or off. This includes the connections within each CLB (local routing) and between CLBs (global routing).

For our partitioner we will insert an additional step into the design flow between mapping and packing, which operates directly on a netlist. The additional steps are described more fully in section ⁹.

⁸hyphenate?

⁹Reference




Figure 1.3: Cad Design Flow. [16]

How VPR Works

For this thesis we will be assessing the results of our algorithm implementation after processing by VPR, an open source packer, placer and router. VPR was chosen as the algorithms used are public and well documented, it is open source allowing modifications to be made if necessary, and it is well documented and popular in research, making it much easier for us to determine what's happening and why, rather than relying on proprietary black box processes from commercial vendors. Additionally, Berkeley Logic Interchange Format (BLIF) (the format used by VPR) benchmarks are readily available. A brief understanding of the algorithms used in VPR and the effects of different settings is useful, though not critical, for understanding the results. [16] has a more detailed list of all the options VPR takes. Unless otherwise specified, all values are at their defaults.

Packer

VPR uses the AAPack algorithm described by [15]. This is a greedy algorithm which operates on blocks sequentially, starting with an FPGA area of 1 block by 1 block. For each block it greedily adds *primitives* (latches or LUTs) based on a configurable cost function until no more primitives can be added. It then repeats for the next block, and the next after that, until every primitive has been packed. As it runs out of blocks in the current FPGA area it expands the FPGA area used until it reaches the physical limit specified in the architecture file (or grows indefinitely if no limit is specified). This means that even if the device is of area 40 by 40, if the packer can fit everything in a 30 by 30 area it will do so, and VPR will treat the FPGA as being only 30 by 30. The cost function can be configured through options passed to VPR, to [16]:

- prioritise optimisation of timing or area (default is prefer timing)
- prioritise absorbing nets with fewer connections over those with more (default is yes)
- when prioritising absorbing nets with fewer connections, focus more on signal sharing or absorbing smaller nets (default is greatly prefer absorbing smaller nets)
- determine the next complex block to pack based on timing or number of inputs (default is timing).

The main thing to note, as relates to our results, is that as much as possible AAPack will never leave blocks partially packed while there is still a primitive which will fit. Even when optimising timing exclusively, it will still attempt to maximally pack each cluster.

Placer

VPR's placer uses a simulated annealing algorithm where the options allow us to specify annealing schedule parameters and cost function. The default options were chosen via experimentation and are likely superior to custom options we may choose to use, and affect the average quality of the result rather than materially affecting the behaviour [6, 16]. For these reasons we will be leaving them at their default. Section ¹⁰ discusses the variation in results due to the stochastic nature of the placement algorithm.

Router

VPR's router supports three different algorithms:¹¹ breadth_first, which focuses solely on routing a design; timing_driven, the default, which tends to use slightly more tracks (5%) than breadth_first while providing much faster routes $(2 \times -10 \times)$ with less CPU time; and directed_search, which like breadth_first is routability driven however uses A* to improve runtime. We will be using the default timing_driven

¹⁰Reference

¹¹Awkward phrasing, fix

algorithm.¹² There are a number of options setting algorithm parameters, all of which we will leave at their defaults, though we will be changing the route_chan_width parameter as we collect results. route_chan_width specifies the width of the channels in the architecture. If omitted VPR will perform a binary search on channel capacity to determine the minimum channel width.

¹²TODO: Reason?

Chapter 2

Project Outline

Project Objectives

The objective of this thesis is to create an implementation of the algorithm outlined by [9] and assess the overheads of this method. As such, we need to create a *correct* implementation, that is, one which:

- 1. Correctly implements TMR.
- 2. Preserves the original inputs and outputs. Signals should retain the same names, and for a set of inputs, the circuit should have the same output as the original circuit.
- 3. Is accurate in partitioning, such that subpartitions are all within the target recovery time.

and then evaluate the overhead of this algorithm in terms of algorithm running time, and how it affects the performance of the final circuit.

Design of Partitioning Algorithm

Explained in Chapter Algorithm¹

Assessment of Partitioning Algorithm

Assessment is based on the fulfillment of the criteria outlined earlier in this section, in Subsection 2 as they relate to a set of benchmark circuits, the twenty largest MCNC circuits from LGSYNTH'93. Generated circuits were verified against and compared with the original circuits to confirm that the algorithm operated correctly, as described further in Section ?? Subsection ??. The Central Processing Unit (CPU) time of the algorithm as it runs against the benchmarks was recorded and compared with the running time of VPR as detailed in Section ?? Subsection ??. And lastly, the performance of the generated circuits was compared to the original untriplicated circuits in Section ??.

Project Objectives, Design of Partitioning Algorithm, Assessment of Partitioning Algorithm, etc

¹Expand or cut?

Chapter 3

Algorithm

For our partitioner, we operate on a netlist in BLIF format (described in subsection 3.6) after optimisation and technology mapping, but before packing. Our goal is to take an input netlist and transform it into a netlist in the same format, with the same set of outputs for each set of inputs, but with redundant components.

Figure 3.1 illustrates a typical CAD toolchain with our custom partitioner added and the substeps expanded (c.f. Figure 1.3 for an example without). The steps below are explained in more detail in Subsection 3.2 of this Section.

- Partition Take an input circuit and split it into multiple smaller circuits, one per file.
- Triplicate Take an input circuit and transform it into a TMR'd version.
- Join Take a set of input files, one circuit per file, and join them into one larger circuit by joining corresponding signals.
- Flatten Use GOOD QUESTION (ABC) to transform a heirarchical circuit into a format supported by VPR.
- Test Use the verification capability of ABC to verify that the generated circuit is equivalent to the original.

3.1 Data Structures

Basic Types

The following are the basic types, out of which others are built, and which will be referred to. There is generally, but not always, a direct relationship to a C++ primitive. The following are custom complex types, which are further defined below. This is merely a quick description of each.




Figure 3.1: Custom Tool Flow

Name	Closest C++ Equivalent	Description
Integer	int	Whole number
Boolean	bool	True or False
Float	float	Floating point number
Queue	std::list	FIFO queue
List(type)	std::list(type)	
String	std::string	String object that provides operations to manipulate itself
File	std::iostream	Abstract type to represent simple I/O operations
$Map(KeyType \rightarrow ValueType,$	std::unordered_map (KeyType,	A map to translate values of type
DEFAULT: DefaultValue)	ValueType	KeyType to values of type ValueType. If the key isn't present, returns DefaultValue

Table 3.1: Basic Data Types

Name	Description
Blif	Parent object, contains all information about a BLIF file and provides useful operations
Model	Represents a circuit within a BLIF file, and provides methods to manipulate said circuit
BlifNode	A circuit element, or node in the DFG representing the circuit
Signal	A signal within a specific circuit, or Model, representing a set of edges with common
	source

Table 3.2: Complex Data Types

Field Name	Type	Description
masterOutputs masterInputs main	, ,,	List of outputs for the original file List of inputs for the original file The main circuit in the BLIF file

Table 3.3: Fields in Blif object

Field Name	Туре	Description
name	String	Name of the circuit
signals	$Map(String \rightarrow Signal, DEFAULT:$	Map from signal name to Signal object
	NULL)	
outputs	List(Signal)	List of output Signal objects
inputs	List(Signal)	List of input Signal objects
nodes	List(BlifNode)	List of all nodes in a circuit
numLatches	Integer	Number of latches within a circuit
numLUTs	Integer	Number of LUTs within a circuit

Table 3.4: Fields in Model object

Blif

Contains helper functions to read in a BLIF and represent it as a DFG. The circuit itself is represented as a Model within Blif.

Model

Represents the circuit as a DFG, with a list of BlifNodes and the Signals both between nodes, and the primary inputs/outputs of the circuit. Also contains a mapping from Signal name to Signal.

BlifNode

Contains the names of the input and output Signals, as well as the properties of the node (type, etc). Does not contain direct references to Signals, merely their names.

Field Name	Type	Description
output	String	Name of output signal
clock	String	Name of clock signal
inputs	List(string)	List of input signal names
cost	Integer	How many clock cycles this node contributes to the critical path. 0 for
		LUTs and 1 for latches.
type	String	Type of node, "latch" or "names" (LUT)
contents	String	Parameters describing node which are not used by partitioner but required
		to recreate BLIF file e.g. initial latch state
		THE AS D' 11 ' DI'ON 1 1' /

Table 3.5: Fields in BlifNode object

Field Name	Type	Description
name source sinks	String BlifNode List(BlifNode)	Name of the signal Pointer to source node which drives this signal List of pointers to this node's sinks.

Table 3.6: Fields in Signal object

Signal

Contains references to the signal source, and a list of its sinks. Also stores the signal name.

DFG Traversal

BlifNodes represent nodes in the DFG while Signals represent a collection of edges with common source. Traversing the network is thus achieved through traversing from node \rightarrow signal \rightarrow node. However, BlifNodes do not store a pointer to the Signal, just the name of the Signal. The actual Signal object, being specific to a partition while BlifNodes are not (nodes can be added to and removed from Models with no issue, and can even exist in multiple at once e.g. original circuit and subpartition). This means that signals must be looked up in the partition by name. To this end, Model contains a signal field which is a map from signal name to Signal.

Thus, an example which recursively traverses from a node to its children would be:

Represents the circuit as a DFG. Contains a list of nodes, map of signal name \rightarrow Signal, and lists of primary inputs and outputs for the circuit. Each node contains the names of its input and output signals, allowing the Signal to be looked up, then the Signal contains pointers to its source and sink nodes. This allows the DFG to be traversed by going from node, to signal, to node, etc. A BlifNode represents the information in a circuit element declaration within a BLIF file, which includes only the name of its input and output signals. The actual Signal itself is a separate circuit specific construct designed to allow for ease of traversal of the circuit as a DFG. As such, we don't directly point to signals from a BlifNode, as

Algorithm 1 Example Traversal

- 1: procedure EXAMPLETRAVERSAL(startNode, partition)
- $c: outputName \leftarrow startNode -> output$ \Rightarrow Get the name of our output signal
- 3: $outputSignal \leftarrow partition.signals[outputName] \triangleright From a Signal name, get the Signal object$
- 4: **for all** $childNode \in outputSignal.sinks$ **do** \triangleright Retrieve the sinks of a signal, which are also the immediate childen of our start node
- 5: Reached Child, recursively repeating from child.
- 6: ExampleTraversal(childNode, partition)

▶ Recursively visit the child

- 7: **end for**
- 8: end procedure

the Signal depends on the circuit context. ¹

¹TODO: Image showing DFG traversal, and example of blif file and class contents

3.2 Algorithm

Main

Partition, Triplicate, Join and Flatten are all implemented in separate programs. Main is responsible for taking an input file and running it through our toolchain to produce a TMR'd output file.

Variable	Type	Description
\overline{input}	File	Input blif file
targetRecoveryTime	Float	Per partition recovery time (in seconds)
files	List(File)	circuit partitions, one per file
file	File	
header	String	string containing the first three lines of the input file
output	File	output file

```
1: procedure MAIN(input, targetRecoveryTime)
2: files \leftarrow Partition(input, targetRecoveryTime)
3: for all file \in files do
4: file \leftarrow Triplicate(file)
5: end for
6: header \leftarrow input.lines[0 \rightarrow 3]
7: file \leftarrow Join(files, header)
8: output \leftarrow Flatten(output)
9: end procedure
```

We're given a blif file as input. In line 2 we partition the input circuit into a number of sub circuits, each in a separate file, as further expanded in Algorithm 3. Then in lines 3-4 for each partition file, we read it in as a black box, triplicate it, insert voting logic, and write it back out. Next in line 6 we extract the original header, which provides the name, inputs and outputs of the original circuit. We then, in line 7, join all the partitions together with the original name, inputs and outputs (in the same order), as the original circuit, and finally line 8 flattens the circuit, i.e. transforms the generated heirarchical netlist into a flat netlist with only one main model, or circuit, and no submodels.

Variable	Туре	Description
\overline{file}	File	input file
targetRecoveryTime	Float	maximum per partition recovery time (in seconds)
blif	Blif*	In-memory representation of input blif file
circuit	Model*	Main circuit from input file, represented as DFG
partition	Model*	Circuit, which we are adding nodes to, to make our partition
queue	Queue	FIFO queue of nodes to visit
visited	$Map(BlifNode* \rightarrow Boolean)$	Map of whether a BlifNode is visited
signal	Signal*	-
circuit.outputs	List(Signal*)	List of output Signal* of a circuit
signal.source	BlifNode*	Node which drives this Signal*
queue.size	Integer	Number of nodes in queue
node	BlifNode*	
file	File	
files	List(File)	
numPartitions	Integer	Counter of number of partitions
signal Name	String	Name of a Signal*
node.inputs	List(String)	List of names of signals which are inputs to this node
model.signals	$\mathbf{Map}(\mathbf{string} \to \mathbf{Signal*})$	Map from signal name to Signal* representing it in that Model*

Table 3.7: Variables for Partition

Partition

Given an input file, Partition reads it in, and splits it into a number of smaller subcircuits, each of which has a maximum recovery time of our target recovery time or less. Each subcircuit is then output to its own separate file, each of which is a valid BLIF circuit on its own.

Algorithm 3 Partition

```
1: procedure Partition(file)
        blif \leftarrow \text{new Blif(file)}
                                                                                                \triangleright Read in file
                                                                      > The actual circuit within the blif file
 3:
        circuit \leftarrow blif.main
        partition \leftarrow \text{new Model}
 4:
                                                                                              5:
        queue \leftarrow \text{new Queue}
        visited \leftarrow \text{new Map(BlifNode} \rightarrow \text{bool, DEFAULT: false)}
 6:
        for all signal \in circuit.outputs do
 7:
 8:
            queue.Enqueue(signal.source)
 9:
        end for
10:
        while queue.size > 0 do
            node \leftarrow queue.Dequeue()
11:
            if visited[node] = true then
12:
                continue
13:
                                                                    ▶ Handle each node once and only once
14:
            end if
15:
            visited[node] \leftarrow true
            partition.AddNode(node)
16:
17:
            if partition.RecoveryTime() > targetRecoveryTime then
                partition.RemoveNode(node)
18:
19:
                MakeIOList(partition, circuit)
20:
                file \leftarrow partition.WriteToFile()
21:
                files \leftarrow files \cup file
                numPartitions \leftarrow numPartitions + 1
22:
                partition \leftarrow \text{new Model}
23:
                                                                                              24:
                partition.AddNode(node)
25:
            end if
26:
            for all signalName \in node.inputs do
                signal \leftarrow model.signals[signalName]
27:
28:
                queue.Enqueue(siqnal)
29:
            end for
        end while
30:
31:
        if partition.size > 0 then
            MakeIOList(partition, circuit)
32:
            file \leftarrow partition.WriteToFile()
33:
            files \leftarrow files \cup file
34:
35:
        end if
36:
        return files
37: end procedure
```

Line 2 reads a BLIF into memory, transforming from the BLIF format described in ² to the one represented by ³. Lines 12-15 ensure that we visit each node only once, and thus that each node is in exactly one partition, by checking if a node has been visited before and if so, skipping it, otherwise marking it as visited and continuing. Lines 16/24 insert the current node into the open partition, cutting any created cycles and updating values such as critical path length as outlined in Algorithm 6. Line 17 tests if the current partition recovery time is greater than our specified limit, with the algorithm used to calculate the recovery time given in Algorithm 5. If the partition's recovery time exceeds our target we execute lines 18-24, where we remove the just added node to bring our recovery time back under the limit, and then write the partition to a file. Line 18 calculates which signals are primary inputs or outputs for the partition, and promotes them accordingly, with more detail given in Algorithm 4. Writing the partition to a file simply involves outputting the name, inputs, outputs, and a list of every node in the partition in BLIF format. RemoveNode, on line 19, merely removes the node from the partition's list of nodes rather than fully reversing everything AddNode does. WriteToFile simply serialises the inputs, outputs and node list. Lines 31-34 write out the final partially full partition, if there is one. Again, WriteToFile simply outputs the circuit name, list of inputs, outputs and clocks, and list of nodes, with no further processing required.

²TODO: Reference ³TODO: Reference

MakeIOList

Given an original partition and a subpartition, promote any signals which are sourced or sunk outside of the subpartition to a primary input or output of the subpartition.

Algorithm 4 MakeIOList				
Variable	Туре	Description		
partition	Model*	Partition to create list of primary inputs and outputs for		
original Circuit	Model*	Original model		
signal	Signal*	-		
signal.source	BlifNode*	The driver for the signal		
partition.inputs	List(BlifNode*)	List of primary inputs for the circuit		
partition.signals	$Map(String \rightarrow Signal^*)$	Map from signal name to Signal*		
original Circuit. signals	$Map(String \rightarrow Signal^*)$	Map from signal name to Signal*		
signal.sinks	List(BlifNode*)	List of sinks for the signal		

```
1: procedure MAKEIOLIST(partition, originalCircuit)
2:
        for all signal \in partition.signals do
            if signal.source = NULL then
3:

    ▷ If this signal has no driver

4:
                partition.inputs.Add(signal)
5:
            end if
            other Signal \leftarrow original Circuit. signals [signal.name] \triangleright Get the corresponding signal in
    the original circuit
7:
            if count(otherSignal.sinks) – count(signal.sinks) > 0 then \triangleright If the signal has more sinks
    in the original circuit than it does in this partition
               partition.outputs.Add(signal)
8:
9:
            end if
10:
        end for
11: end procedure
```

We iterate through every signal in our partition. For each one we check if we have a source (line 4), if not it must be a primary input. Similarly, on line 7 we check if we have a sink which is not represented within our partition. If so, promote it to a primary output of the partition.

So for example, in Figure 3.2 signal 2 has no source within the partition, and so is promoted to primary input. Signal 3 and 4 both have outputs outside the partition, and so are promoted to primary outputs.




Figure 3.2: MakeIOList

RecoveryTime

For a given partition, calculate its error recovery time. The derivation of this algorithm and the values

Algorithm 5 RecoveryTime				
Variable	Type	Description		
latency	Float	Circuit latency (i.e. time for input to completely propagate to output) in seconds		
clockPeriod	Integer	Estimated period of the final circuit, in seconds. This is estimated as $1.8 \times$ the clock period of the original circuit		
critical Path	Integer	Maximum number of steps between an input and an output		
numFF	Integer	Number of Latches in circuit		
numLUT	Integer	Number of look up tables in circuit		
resynchronisation Time	Float	Time, in seconds, that it takes to resynchronise circuit		
detectionTime	Float	Time, in seconds, that it takes to detect an error		
reconfiguration Time	Float	Time, in seconds, that it takes to reconfigure circuit		
communication Time	Float	Time, in seconds, that it takes to transmit reconfiguration request to controller		
numPartitions	Integer	Estimated final number of partitions		

- 1: **procedure** RECOVERYTIME(partition)
- 2: $latency \leftarrow clockPeriod \times (criticalpath + 1)$
- 3: $detectionTime \leftarrow latency$
- 4: $resynchronisationTime \leftarrow latency$
- 5: $reconfigurationTime \leftarrow \max(numFF, numLUT)/160 \times 1.48^{-5}$
- 6: $communicationTime \leftarrow 5 \times 50 \times (numPartitions + 1) \times clockPeriod$
- 7: $recoveryTime \leftarrow detectionTime + resynchronisationTime + reconfigurationTime + communicationTime$
- 8: return recoveryTime
- 9: end procedure

used is fully discussed in Section 1.2. The critical path is a measure of the maximum number of latches on a path from input to output. The +1 is to account for the contribution of combinational logic, which may be up to one additional clock cycle of latency. Not shown is the calculation of clockPeriod and numPartitions.

AddNode

Insert a node into an existing partition, or circuit, while updating appropriate parameters (i.e. maximum path length and signals) which are depended upon by other components (i.e. recovery time calculation and DFG traversal respectively). Additionally, detect any newly created cycles and cut them. This ensures that the circuit is always an acyclic graph with every node reachable.

Lines 3-11 update the appropriate signals, adding the node as a source or sink the node's inputs and outputs so that this node is reachable within the DFG. Lines 12-19 then update the maximum path length (or latency in clock cycles) while detecting and cutting any newly created cycles.

Algorithm 6 AddNode				
Variable	Туре	Description		
partition	Model*	Model* containing DFG representing partition to add node to		
node	BlifNode*	Node to add		
signal	Signal*			
signal Name	String	Name of a Signal*		
newName	String	The new name of a Signal* if and after it's been		
		cut		
partition. signals	$\mathbf{Map}(\mathbf{String} \to \mathbf{Signal*})$	Map of signal name to Signal*		
signal.sinks	List(BlifNode*)	List of sinks for a Signal*		
signal. source	BlifNode*	Source, or driver, for a Signal*		
inCost	Integer	Maximum number of critical path steps to reach		
		node, not counting the node itself		
explored	$\mathbf{Map}(\mathbf{BlifNode*} \to \mathbf{Boolean})$	Whether a node has been reached yet in the cur-		
		rent iteration		

```
1: procedure ADDNODE(partition, node)
        nodes.insert(node)
2:
        for all name \in node.inputs do
 3:
            if IsRenamed(signalName) then
4:
                newName \leftarrow \text{GetNewName}(name) \triangleright \text{If this signal has been renamed already to avoid a}
 5:
    cycle, rename this occurrence of it.
                Replace (node.inputs, signalName, newName) \triangleright Replace the original name with what
6:
    it was renamed to
7:
                signalName \leftarrow newName
8:
 9:
            signal \leftarrow partition.signals[signalName]
            signal.sinks.Add(node)
10:
        end for
11:
12:
        signal \leftarrow partition.signals[node.output]
        signal.source \leftarrow node
13:
        inCost \leftarrow 0
14:
15:
        for all signalName \in node.inputs do
            signal \leftarrow partition.signals[signalName]
16:
17:
            source \leftarrow signal.source
            if partition.costs[source] > inCost then
18:
19:
                inCost \leftarrow partition.costs[source]
            end if
20:
        end for
21:
        UpdateCostsAndBreakCycles(partition, node, NULL, node, inCost, explored, costs)
22:
23: end procedure
```

UpdateCostsAndBreakCycles

Recursively traverse our network to update maximum path lengths to account for our new node and additional paths. While traversing the network, detect and break any cycles we encounter. This turns a possibly cyclic DFG with partially computed path lengths, into an acyclic DFG with fully computed path lengths.

We care about two things. One, the maximum cost to reach a node, and two, detecting and removing any cycles. Given an existing Directed Acyclic Graph (DAG) which we insert a new node into, then

- 1. The new node is the root node of a subgraph within the DAG.
- 2. Nodes which are not within the subgraph cannot have the maximum cost to reach them change (as nothing has changed in any path to them).
- 3. Any cycles must pass through the new node, as all the new edges are to or from the new node.
- 4. Correspondingly, without any cycles the root node will only be reached once at the start.

Consider Figure 3.3 where every node is a latch with cost to reach indicated. Our new node (filled in) is added to an existing DAG. Our new node should now be the root of a subtree which includes all nodes reachable from our new node i.e. all nodes except those crosshatched and unreachable from our new node. We now traverse our DFG recursively, updating the maximum cost to reach each node as we travel. Eventually, in our example we reach our newly added node again indicating a cycle. We thus cut the cycle as detailed in Algorithm ??⁴, recurse back a step, and continue until the entire DFG has been traversed, at which point all cycles have been cut, and all nodes have the maximum path length to them updated. Using this information we develop our traversal algorithm. Line 2 demonstrates an optimisation, in that once a path has been checked we need not recheck it unless we have found a more expensive path to it as otherwise nothing will change. Lines 5-8 check if we have detected a cycle. If so, cut it through cutting the signal, which splits the signal into two. A primary output with the same source, and a primary input with the same sinks, as detailed further in subsection 3.2.

⁴Need to create section

19:

20: end procedure

explored[node] = true

Algorithm 7	UpdateCostsAndBreakCy	cles
-------------	------------------------------	------

Variable	Туре	Description
partition	Model*	Model* containing DFG representing partition
		to add node to
root	BlifNode*	Newly added node
parent	BlifNode*	Node we just came from
costToReach	Integer	Maximum number of critical path steps to reach
		node, not counting the node itself
explored	$\mathbf{Map}(\mathbf{BlifNode*} \to \mathbf{Boolean})$	Whether a node has been reached yet in the cur-
		rent iteration
partition. signals	$\mathbf{Map}(\mathbf{String} \to \mathbf{Signal*})$	Map of signal name to Signal*
parent.output	String	Name of the signal the parent nodes drives i.e.
		the signal we reached this node from
signal	Signal*	Signal we reached this node from
node.cost	Integer	1 for latches, 0 for LUTs
costs	$\mathbf{Map}(\mathbf{BlifNode*} \to \mathbf{Integer})$	Map of the cost to reach each node
node	BlifNode*	
signal.sinks	List(BlifNode*)	List of sinks for a Signal*
cost	Integer	Number of critical path steps to reach node, including the node itself

```
1: procedure UPDATECOSTSANDBREAKCYCLES(partition, root, parent, node, costToReach, explored)
       if explored[node] = true and costs[node] \ge costToReach then \triangleright Already expanded this path,
    and we haven't found a more expensive route to it. No point continuing down it
           return
 3:
       end if
4:
       if parent \neq NULL and node = root then
                                                                        ▶ We have a cycle, as all newly
5:
    created cycles must go through the new node, and the new node should only ever be reached once at
    the start without cycles
6:
           signal \leftarrow partition.signals[parent.output]
                                                                      ▶ The signal edge we came in on
           CutSignal(partition, signal)
7:
 8:
           return
 9:
       end if
       cost \leftarrow costToReach + node.cost
10:
11:
       if cost > costs[node] then
           costs[node] = cost
12:
13:
       else
14:
           cost = costs[node]
       end if
15:
       for all child \in partition.signals[node.output].sinks do
16:
           UpdateCostsAndBreakCycles(partition, root, node, child, cost, explored)
17:
       end for
18:
```




Figure 3.3: AddNode

CutSignal

Given a signal, cut it, by splitting it into two signals, of which one is a newly named primary input with the same sinks as the cit signal had, and the other of which is a primary output having as source of the cut signal's and using the cut signal's name. Update the partition's signal list appropriately.

5

 1^{6}

⁵Sample algorithm for CutSignal

⁶dots, no arrow between sinks




Figure 3.4: CutSigna

Triplicate

Given a file containing a partition, read it in as a black box, triplicate it, add voter logic and write it back out to file.

This method operates on the BLIF in a low level way, dealing with manipulating the actual file contents, rather than operating on an abstract circuit representation, as we transform a flat circuit, into a heirarchical circuit, in which our original flat circuit remains untouched but we insert voting and similar logic around it. We read in our partition circuit and voter circuit. We then create three partition subcircuit and one voter subcircuit definitions. We match up the signal names between them appropriately, and then write out our subcircuit definitions, followed by our partition and voter subcircuits.

This transforms a file from format:

```
1    .name partition
2    .inputs ... contents
```

Into one in format:

```
.name TMRPartition .inputs ... .subckt partition .subckt
partition .subckt partition .subckt voter .end
.name voter ... .end .name partition ... .end
```




Figure 3.5: Triplicate

Join

Given a list of blif files, concatenates them all together, creates subcircuit definitions to connect them all together, and writes them to a file

This transforms a set of files in format:

```
1    .name
2    partitionN .inputs ... contents
```

as output by triplicate into one file with format:

```
1    .name TMR .inputs ... .subckt
2    partition1 .subckt partition2 .subckt partition3 ... .end
3
4    .name partition1 ... .end .name partition2 ... .end ...
```




Figure 3.6: Join

Flatten

Given a heirarchical BLIF file, run it through ABC [?]⁷ to flatten it, and postprocess if necessary.

Algorithm	8 Flatt	en
Variable	Type	Description
\overline{file}	File	File to flatten
2: ./a we the	bc -o ou en call g	LATTEN(file) > Flattening is currently performed by ABC, called with parameters: atput -c echo file > Due to bug in ABC, clock information is stripped from latches, so grep and sed to fix the output file plit(grep -m 1 'latch' file)
	cn ←s _l latch t h	
5:	sed -ri	$s/(\lambda.1atch.+)(2)/(1 + 1atch[3] + ' + 1atch[4] + ' 2/' output$
6: en	d if	
7: end p i	rocedui	e

ABC is provided an input file, given the command to echo the current file, and told to output everything to output. grep is called to search for latches, and return the latch information if there is one. If there is, replace the faulty latch information with the correct information. This assumes that there is only one global clock, all latches are triggered on the same signal (e.g. rising edge, falling etc), and all latches have initial state don't care, which holds true for all provided benchmarks.

Test

ABC is also used to optionally test the generated circuit to verify that it is equivalent to the original. It does this by creating a miter circuit, which is derived by pairing inputs for the two circuits, and feeding output pairs into an XOR gate which are then OR'd to produce the single output. For any given input, the miter circuit output is 0 if both circuits produce the same set of outputs for the input set, and 1 if the outputs differ, which turns verification into a Boolean Satisfiability Problem (SAT). The circuits are then simplified by merging equivalent nodes and removing redundant logic while being regularly tested for various inputs. This proceeds until a counter example is found, or the circuit is shown to have constant output 0 for all possible inputs ??. While solving a SAT is NP-complete, in practice the large amount of redundancy in TMR'd circuits allows testing to complete in only a few seconds for the twenty largest Microelectronics Centre of North Carolina (MCNC) benchmarks.

3.3 Performance

The algorithm must visit each node in the input circuit once to add it to a partition, giving a factor of n. Additionally, for each node added to a partition, in the worst case every other node already in the $\frac{7}{\text{link}}$

partition must be visited to detect cycles and update costs, making AddNode worst case linear in the number of nodes in the partition. Constructing the list of inputs and outputs is takes time proportional to the number of signals in the partition. In practice, the number of signals will be approximately equal to the number of nodes (each node drives one signal, plus the number of inputs to the circuit). This gives us worst case $O(n^2)$. Triplicating is linear in the number of inputs and outputs, joining is O(nk) where n is the number of circuits, and k is the number of inputs and outputs for each circuit. ⁸ In practice, for the twenty largest MCNC benchmark circuits joining, triplicating and flattening are all sub-second, while partitioning and testing are a few seconds. This compares to VPR's running time of up to an hour for some TMR'd benchmark circuits. ⁹

3.4 Correctness

A threefold approach to verifying the correctness of the implementation was taken. Firstly, small sample circuits were partitioned and the resulting circuits were examined manually to verify correct operation. Manual verification is, however, not practical for all but the smallest circuits so the small sample circuits were generally just used to test specific corner cases, while two other methods were used to check the benchmarks. As detailed earlier in this section, ABC was used to verify that the generated circuits were functionally equivalent. That is to say, for any set of inputs both the original and TMR'd circuit had identical outputs. Next, circuit properties such as number of elements could be examined and compared to expected results, as is done in Section 4.2. One additional incidental test was verification that the generated file is a valid BLIF file. VPR and ABC are both quite picky and generally either error out or crash on circuits which don't exactly match the expected format.

3.5 Design Choices

As much as possible, we would like our implementation to be easily extensible to multiple architectures. The actual partitioner operates on a DFG so it can be mostly architecture agnostic, only requiring the estimation functions to be architecture aware. From initial steps in this thesis we wrote Python scripts capable of performing basic operations on BLIF files which were used as the basis for Triplicating and Joining. Given time the functionality of each step (partition, triplicate, etc) could all be combined in one program, however it was considered a much lower priority than creating a working reference implementation.

Other design choices include deciding on VPR due to its open nature as discussed earlier in Section 1.3, and how we traverse our DFG. A depth-first traversal as we ended up using tends to generate long narrow pipelines within each partition, thus increasing the number of register stages but reducing the

⁸Check. Is this just linear in number of IOs?

⁹Add in table of results

number of inputs and outputs for each partition, whereas a breadth-first traversal lends itself to fewer register stages for the same number of nodes but more inputs and outputs (and hence voters) for each partition. A possible future improvement is implementing a more advanced traversal algorithm, for example A* with an appropriate heuristic could allow for more elements per partition. Benchmark results compararing the two options can be found at ¹⁰.

Additionally, we are faced with a choice as to when in the CAD process to partition. The closer to the end of the process the more control we have, and the better our ability to estimate area and timing, but the harder it is to partition. As we are inserting new elements we want to partition before packing/placement to allow VPR to pack and place our inserted elements.

Choice of Language

We have used a combination of languages, mainly Python and C++. Language choice primarily came down to preference regarding familiarity and personal taste although a few other considerations were kept in mind. For BLIF joining and insertion of the voting logic Python was used. BLIF files are plain text and the text parsing to join and insert is computationally simple, so the primary concern was short development time while still being readable and maintainable (although Python's performance on text is still quite reasonable) [20]. For the actual partitioner C++ was chosen for a few reasons. Firstly, it was expected that the area and time estimations could be quite computationally expensive, so a lower level compiled language was chosen for performance reasons [20]. Secondly, VPR is written in C, so using C or C++ allowed for easy code reuse, or merging the partitioner and VPR. Our reason for choosing C++ over C was that we preferred an object oriented language as we felt it would be easier to maintain, and would better lend itself to our goal of extensibility, as well as its libraries making our implementation much easier.

3.6 Input File Format

The BLIF file format is a textual format which describes an arbitrary sequential or combinational network of logic functions [22]. Our partitioner only supports a subset of the BLIF specification, specifically only those elements supported by VPR and used in our benchmark files.

```
[caption=BLIF file layout, label=SampleBlif] .model voter
.inputs in1 in2 in3 .outputs out1 out 2 .clock clock .names in1 in2 in3
out1 11- 1 1-1 1 -11 1 .latch in1 out2 re clock 1 ... commands ...
.end
```

¹⁰Reference and add

Model name: .model $\langle Name \rangle$ The name of the model.

Input List: .inputs {Signal} The model inputs.

Output List: .outputs {Signal} The model outputs.

Clock List: .clock {Signal} The model clocks.

Commands

LUT: .names {InputSignals} (OutputSignal)

{Line}

Latch: .latch \(\text{InputSignal}\) \(\text{OutputSignal}\) [Field ClockSignal] [Field]

Optional End Marker: .end

 $\{\text{Name}\}\$ indicates 1 or more of Name. $\langle \text{Name}\rangle$ indicates a compulsory field. [Name] indicates an optional field. A combinational logic element (.name) is followed by one or more lines describing the logic function it implements. However, our partitioner only cares about node type and the signals (named with Signal above) as it builds and traverses the DFG. All other element information is stored and written back out when the node is written. Likewise for *Fields*.

VPR only supports flat BLIF files, so only one module declaration is allowed per BLIF file. ABC can be used to flatten BLIF files for use by VPR.

Chapter 4

Results

4.1 Benchmarking Procedure

These results were collected by running benchmark circuits through an automated test suite written in Python by the author. For each benchmark circuit, and each target recovery time, 15 repetitions were performed to average out the variability in results due to the stochastic nature of VPR's placement algorithm. The original circuit is run through VPR to collect base results, then the circuit is run through our partitioner to TMR it. The TMR'd version is then verified by ABC to check its functional equivalence to the original, and then run through VPR to collect TMR'd results. Each run of VPR used a randomly generated seed for the placer. The mean of the reported values across the 15 repetitions is reported. The benchmarks used were the 20 largest MCNC LGSynth93 circuits, as provided by the open source Verilog To Routing (VTR) project 1 and described in table 4.1. The set of target recovery times used were 10^{-3} , 2.5×10^{-4} and 7.5×10^{-5} s. The voter used is a simple 3-input LUT, which uses one BLE per output signal from each partition.

2

Target Architecture

VPR allows us to specify a custom architecture for it to run against in an XML format. We opted for the default architecture detailed in [16] consisting of a grid of CLBs each consisting of ten fully interconnected BLEs, and each BLE having a latch and 6-LUT as ilustrated in Figure 4.1. Table 4.2 details the number of primitives (latches and LUTs per CLB. Primarily of interest is that each BLE has 6 inputs and 1 output and each CLB has 33 inputs and 10 outputs. ³

¹Reference

²Correc to use actual results

³Compare 6-LUT vs 4-LUT architecture, and how they compare to benchmark circuits

	Number of:					
Name	Inputs	Outputs	Latches	LUTs		
alu4	14	8	0	4574		
apex2	38	3	0	5637		
apex4	9	19	0	3805		
bigkey	229	197	672	5294		
clma	62	82	99	25177		
des	256	245	0	5018		
diffeq	64	39	1131	4521		
dsip	229	197	672	4283		
elliptic	131	114	3366	10920		
ex1010	10	10	0	13804		
ex5p	8	63	0	3255		
frisc	20	116	2658	10733		
misex3	14	14	0	4205		
pdc	16	40	0	13765		
s298	4	6	24	5796		
s38417	29	106	4389	18232		
s38584.1	38	304	3780	18835		
seq	41	35	0	5285		
spla	16	46	0	11116		
tseng	52	122	1155	3260		

Table 4.1: Benchmark circuits used

Component	Number	Notes
Flip Flop	1 per BLE	Shown as FF on Diagram
6-LUT	1 per BLE	
MUX	1 per BLE	
BLE	10 per CLB	
Crossbar	1 per CLB	
CLB	Autosized by VPR	

Table 4.2: Architecture Elements




Figure 4.1: CLB Architecture

4.2 Sanity Check

The following results are for the tseng.blif circuit at a target recovery time of 7.5^{-5} s. The reported values can be compared to each other as a manual sanity check allowing for additional confirmation of the correct operation of the partitioner.

We are able to confirm all the values which should add up, do:

```
LUTsTMR = 3 \times NumLutsBase + \sum PartitionOutputs
LatchesTMR = 3 \times NumLatchesBase
NumNodes = \sum LUTs + \sum Latches = LUTsBase + LatchesBase
Outputs > CutLoops
RecoveryTime = ClockPeriod \times CriticalPath \times 2 + 250 \times (NumPartitions + 1) \times ClockPeriod + ClockPeriod \times \left\lceil \frac{NumBLEs}{160} \right\rceil \times 1.48 \times 10^{-5}
= 10.9 \times 10^{-9}(2 \times 20 + 750) + 4 \times 1.48 \times 10^{-5}
= 8.649 \times 10^{-6} + 5.92 \times 10^{-5}
= 6.78 \times 10^{-5}
```

...

File	tseng.blif
Number of Nodes	1431
Estimated Latency (ns)	10.9
Partitions	2
Number of Inputs Base	52
Number of Inputs TMR	52
Number of Outputs Base	122
Number of Outputs TMR	122
Number of LUTs Base	1046
Number of LUTs TMR	3730
Number of Latches Base	385
Number of Latches TMR	1155
VPR Duration Base (s)	15.93
VPR Duration TMR (s)	92.99
NetDelay Base (ns)	1.60
NetDelay TMR (ns)	2.30
LogicDelay Base (ns)	4.48
LogicDelay TMR (ns)	6.56
Period Base (ns)	6.08
Period TMR (ns)	8.87

Table 4.3: Detail from one run of tseng.blif, recovery time 7.5×10^{-5}

Recovery Time (s)	Outputs	Inputs	Cut Loops	Latches	LUTs	Critical Path Length
6.78E-05	305	304	206	206	640	20
5.27E-05	287	303	179	179	406	4

Table 4.4: Partition detail from one run of tseng.blif, recovery time 7.5×10^{-5}

4.3 Stochastic Nature of Placement

As VPR's placer uses simulated annealing which contains a random factor, there was variation between different runs, potentially extremely large such as the example in table 4.5 where one run had a 40% slowdown, while another run with exactly the same set of parameters had a 140% slowdown. The number

⁴ In Table 4.4 Outputs is the number of feedforward edges (signals going to other partitions) + the number of feedback edges (cut cycles). ⁵ Some other observations from this data: Our estimated clock period was conservative. We estimated 10.9ns when the circuit actually came in at 8.9ns. VPR takes much longer on triplicated circuits than on the original. 6 times longer in this example.

⁴Clarify table

⁵Explain estimating clock period and number of partitions

CHAPTER 4. RESULTS 45

Name	NumPartitions	Frequency Base (ns)	Frequency TMR (ns)	Slowdown Factor
s38584.1.blif	1	3.22	4.61	1.43
s38584.1.blif	1	2.06	4.94	2.40

Table 4.5: Comparison of slowdown factors between runs with same input parameters

of runs was arbitrarily set at 10 as a compromise between accuracy and running time. 10 runs for one set of parameters takes around half a day.

4.4 Area

As expected, area usage is slightly greater than tripled, which corresponds to results in literature [5]. The number of BLEs used is equal to three times the original, plus the total voter area. The larger the number of partitions, the greater the area usage due to the additional voters required.

4.5 Operating Frequency

In general, the more partitions the slower the resulting circuit. This result is unsurprising, as increasing the number of voters increases the number of signals to be routed pushing average wire length upwards. Average slowdown is around the 6 mark, though it varies considerably from circuit to circuit. For our recovery time calculations, as they required an estimate of the final circuit clock period we used an estimate of $1.8\times$ the original circuit's clock period. As we can see from the results, in the general case this factor is sufficiently conservative, and we can likely get away with a lower value, say 1.5 for most cases.

4.6 Running Time

Seconds for the entire partitioning process, minutes for VPR on the first file, and around 4 times longer for VPR on the TMR file, up to one hour. ⁷

⁶Value

⁷Flesh out section

4.7 Recovery Time

4.8 DFS vs BFS

See appendix. 8

⁸flesh out

Chapter 5

Limitations and Future Work

Our algorithm implementation is still just a first pass at the problem to evaluate its feasibility. There is still much work to be done.

Some notable limitations are that our implementation operates on BLIF files and targets a theoretical simplified architecture. In practice, it would be ideal to use and target industry standard tools, formats and architectures. There are a number of assumptions and approximations made as part of the implementation, especially in the calculation of recovery time. Improving the accuracy of approximations allows the partitioner to find better solutions. And lastly, the partitioner itself makes no attempt to find an optimal solution. Partitions may be closed off before they're full, or partitions may be unbalanced with some having many more voters or a much longer path length than others. The traversal algorithm can be updated with a heuristic and the capability of backtracking to find denser partitions. However, the limiting factor tends to be the partition size, and when (as in the benchmark circuits), there are many more LUTs than latches, the ability to reduce the number of partitions through clever partitioning is extremely limited.

Chapter 6

Conclusion

This thesis was focussed on developing a new TMR partitioning algorithm and assessing the effect of the new TMR technique on the performance of benchmark circuits. From a performance standpoint the algorithm shows promise. While there is still much work to be done the initial results collected in this thesis indicate that the partitioning method described by ¹ and implemented by this thesis is capable of providing more effective fault tolerance with overhead not too much greater than typical TMR solutions as commonly implemented today.

¹reference

Appendix A

Results

This appendix tabulates the data used to calculate the relationships discussed in this thesis.

File	Number of Partitions	Number of BLEs (original)	Increase in BLE Number	Clock Period (original) (ns)	Clock Slowdown Factor
clma.blif	1	8365	3.01	9.33	1.18
s38584.1.blif	1	6177	3.21	4.92	1.45
s38417.blif	1	6042	3.21	6.22	1.27
ex1010.blif	1	4598	3	5.88	1.25
pdc.blif	1	4575	3.01	6.7	1.16
spla.blif	1	3690	3.01	5.95	1.18
elliptic.blif	1	3602	3.35	7.56	1.23
frisc.blif	1	3539	3.27	10.94	1.2
s298.blif	1	1930	3.01	8.46	1.34
apex2.blif	1	1878	3	5.26	1.19
seq.blif	1	1750	3.02	4.47	1.2
bigkey.blif	1	1699	3.21	2.29	1.25
des.blif	1	1591	3.15	3.9	1.14
alu4.blif	1	1522	3.01	4.47	1.19
diffeq.blif	1	1494	3.28	6.55	1.12
misex3.blif	1	1397	3.01	4.3	1.25
dsip.blif	1	1362	3.17	2.22	1.26
apex4.blif	1	1262	3.02	4.36	1.23
ex5p.blif	1	1064	3.06	4.37	1.33
tseng.blif	1	1046	3.49	5.9	1.26
Mean					1.23

Table A.1: Results for target recovery time $1 \times 10^{-3} \mathrm{s}$

File	Number of Partitions	Number of BLEs (original)	Increase in BLE Number	Clock Period (original) (ns)	Clock Slowdown Factor
clma.blif	4	8365	3.08	9.47	1.29
s38584.1.blif	3	6177	3.27	4.92	1.74
s38417.blif	3	6042	3.27	6.36	1.26
ex1010.blif	2	4598	3.27	6.69	1.44
pdc.blif	2	4575	3.12	6.33	1.38
spla.blif	2	3690	3.12	5.83	1.47
elliptic.blif	2	3602	3.38	7.6	1.21
frisc.blif	2	3539	3.35	10.91	1.31
s298.blif	1	1930	3.01	8.5	1.36
apex2.blif	1	1878	3	4.91	1.24
seq.blif	1	1750	3.02	4.36	1.23
bigkey.blif	1	1699	3.21	2.3	1.19
des.blif	1	1591	3.15	4.15	1.05
alu4.blif	1	1522	3.01	4.32	1.26
diffeq.blif	1	1494	3.28	6.4	1.17
misex3.blif	1	1397	3.01	4.72	1.14
dsip.blif	1	1362	3.17	2.19	1.29
apex4.blif	1	1262	3.02	4.56	1.28
ex5p.blif	1	1064	3.06	4.63	1.24
tseng.blif	1	1046	3.49	5.82	1.23
Mean					1.29

Table A.2: Results for target recovery time $2.5\times 10^{-4} \mathrm{s}$

File	Number of Partitions	Number of BLEs (original)	Increase in BLE Number	Clock Period (original) (ns)	Clock Slowdown Factor			
clma.blif		Could not par	tition for such a smal	l recovery time				
s38584.1.blif		Could not par	tition for such a smal	l recovery time				
s38417.blif		Could not par	tition for such a smal	l recovery time				
ex1010.blif	10	4598	3.31	5.76	1.55			
pdc.blif	15	4575	3.23	6.23	1.55			
spla.blif	8	3690	3.19	6.38	1.51			
elliptic.blif		Could not partition for such a small recovery time						
frisc.blif		Could not par	tition for such a smal	l recovery time				
s298.blif	5	1930	3.05	8.44	1.47			
apex2.blif	3	1878	3.13	4.82	1.41			
seq.blif	3	1750	3.21	4.51	1.33			
bigkey.blif	3	1699	3.21	2.33	1.53			
des.blif	3	1591	3.3	3.95	1.45			
alu4.blif	3	1522	3.14	5.34	1.17			
diffeq.blif	3	1494	3.38	6.54	1.48			
misex3.blif	3	1397	3.16	4.59	1.2			
dsip.blif	3	1362	3.24	2.2	1.44			
apex4.blif	2	1262	3.26	4.63	1.38			
ex5p.blif	2	1064	3.4	4.5	1.43			
tseng.blif	2	1046	3.57	5.99	1.51			
Mean					1.42			

Table A.3: Results for target recovery time $7.5 \times 10^{-5} \mathrm{s}$

File	Number of Partitions	Number of BLEs (original)	Increase in BLE Number	Clock Period (original) (ns)	Clock Slowdown Factor				
clma.blif		Could not partition for such a small recovery time							
s38584.1.blif		Could not part	tition for such a smal	l recovery time					
s38417.blif		Could not part	tition for such a smal	l recovery time					
ex1010.blif	11	4598	3.9	5.92	1.82				
pdc.blif		Could not part	tition for such a smal	l recovery time					
spla.blif	8	3690	3.9	5.6	1.84				
elliptic.blif	10	3602	3.96	7.52	1.48				
frisc.blif		Could not partition for such a small recovery time							
s298.blif	5	1930	3.24	8.74	1.53				
apex2.blif	3	1878	3.64	5.17	1.41				
seq.blif	3	1750	3.67	4.43	1.53				
bigkey.blif	3	1699	3.63	2.3	1.73				
des.blif	3	1591	3.57	4.05	1.41				
alu4.blif	3	1522	3.56	4.45	1.57				
diffeq.blif	3	1494	3.44	6.6	1.23				
misex3.blif	3	1397	3.5	4.55	1.41				
dsip.blif	3	1362	3.55	2.19	1.53				
apex4.blif	2	1262	3.47	4.41	1.55				
ex5p.blif	2	1064	3.49	4.9	1.44				
tseng.blif	2	1046	3.62	5.92	1.71				
Mean					1.55				

Table A.4: Results for target recovery time $7.5 \times 10^{-5} \mathrm{s}$ using Breadth instead of Depth First Traversal

References

- [1] Using synplify to design in microsemi radiation-hardened FPGAs. Application Note AC139, Microsemi, May 2012.
- [2] Virtex-5 FPGA configuration user guide. User Guide UG191, Xilinx, October 2012.
- [3] Xilinx TMRTool product brief. http://www.xilinx.com/publications/prod_mktg/ CS11XX_TRMTool_Product_Brief_FINAL.pdf, 2012.
- [4] Alternative System Concepts, Inc. Single event upset (SEU) mitigation by virtual triple modular redundancy (TMR) in design reduces manufacturing cost and lowers power.
- [5] M. P. Baze, J. C. Killens, R. A. Paup, and W. P. Snapp. SEU hardening techniques for retargetable, scalable, sub-micron digital circuits and libraries. In *21st SEE Symposium*. Manhattan Beach, CA, US, 2002.
- [6] Vaughn Betz, Jonathan Rose, and Alexander Marquardt. *Architecture and CAD for Deep-submicron FPGAs*. Number 497 in The Kluwer International Series in Engineering and Computer Science. Kluwer Academic Publishers, Bston, 1st edition, January 1999.
- [7] Miljko Bobrek, Richard T. Woord, Christina D. Ward, Stephen M. Killough, Don Bouldin, and Michael E. Waterman. Safe FPGA design practices for instrumentation and control in nuclear plants. In 8th Annual IEEE Conference on Human Factors and Power Plants (HFPP), Monterey, California, August 2007.
- [8] T. Calin, M. Nicolaidis, and R. Velazco. Upset hardened memory design for submicron CMOS technology. *IEEE Transactions on Nuclear Science*, 43(6):2874 –2878, dec 1996.
- [9] Ediz Cetin and Oliver Diessel. Guaranteed fault recovery time for FPGA-based TMR circuits employing partial reconfiguration. In 2nd International Workshop on Computing in Heterogeneous, Autonomous 'N' Goal-oriented Environments (CHANGE), CHANGE, Moscone Center, San Francisco, California, June 2012. CHANGE.
- [10] Bradley F. Dutton and Charles E. Stroud. Single event upset detection and correction in virtex-4 and virtex-5 FPGAs. In *ISCA International Conference on Computers and Their Applications*, June 2009.

REFERENCES 55

[11] Umer Farooq, Zied Marrakchi, and Habib Mehrez. *Tree-based Heterogeneous FPGA Architectures*, chapter 2. Springer, 2012 edition, 2012.

- [12] Sandi Habinc. Functional triple modular redundancy (FTMR). Technical Report FPGA-003-01, Gaisler Research, December 2002.
- [13] Sandi Habinc. Suitability of reprogrammable FPGAs in space applications. Technical Report FPGA-002-01, Gaisler Research, September 2002.
- [14] Jonathan M. Johnson and Michael J. Wirthlin. Voter insertion algorithms for FPGA designs using triple modular redundancy. In *Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays*, FPGA '10, pages 249–258, New York, NY, USA, 2010. ACM.
- [15] Jason Luu. A hierarchical description language and packing algorithm for heterogenous FPGAs. Master's thesis, Electrical and Computer Engineering, University of Toronto, 2010.
- [16] Jason Luu, Vaughn Betz, Ted Campbell, Wei Mark Fang, Peter Jamieson, Ian Kuon, Alexander Marquardt, Andy Ye, and Jonathon Rose. *VPR User's Manual*, January 2012.
- [17] Barbara Marty. Virtual field programmable gate array triple modular redundant cell design. Technical Report AFRL-VS-PSTR-TR-2004-1093, Schafer, AIR FORCE RESEARCH LABORATO-RY/VSSE, March 2004.
- [18] OECD. The space economy at a glance 2011. Online, 2011.
- [19] B. Pratt, M. Caffrey, J.F. Carroll, P. Graham, K. Morgan, and M. Wirthlin. Fine-grain SEU mitigation for FPGAs using partial TMR. *Nuclear Science*, *IEEE Transactions on*, 55(4):2274 –2280, August 2008.
- [20] Lutz Prechelt. An empirical comparison of C, C++, Java, Perl, Python, Rexx, and Tcl for a search/string-processing program. Technical Report 2000-5, Fakultät für Informatik Universität Karlsruhe, D-76128 Karlsruhe, Germany, March 2000.
- [21] F Sturesson. Single event effects (SEE) mechanism and effects. EPFL Short Course, June 2009. http://space.epfl.ch/webdav/site/space/shared/industry_media/07%20SEE%20Effect%20F.Sturesson.pdf.
- [22] Berkeley University of California. *Berkeley Logic Interchange Format (BLIF)*. University of California, Berkeley, February 2005.
- [23] Wallace Westfeldt. Who's using Virtex and Spartan FPGAs in Xilinx online applications? In Carlis Collins, editor, *XCell*, number 33 in XCell, page 10. Xilinx, 1999.

REFERENCES 56

with texi2pdf -tidy, so we're really in a build directory several levels away

¹TODO: Change I, we, our, my, etc to passive voice