

# 1 Data Structures

## 1.1 Basic Types

The following are the basic types, out of which others are built, and which will be referred to. There is generally, but not always, a direct relationship to a C++ primitive.

Name	Closest C++ Equivalent	Description
Integer	int	Whole number
Float	float	Floating point number
Queue	std::list	FIFO queue
List(type)	std::list<type>	
String	std::string	String object that provides operations to manipulate itself
File	std::iostream	Abstract type to represent simple I/O operations
Map(KeyType → ValueType, DEFAULT: DefaultValue)	std::unordered_map<KeyType, ValueType>	A map to translate values of type KeyType to values of type ValueType. If the key isn't present, returns DefaultValue

The following are complex types, which are further defined below. This is merely a quick description of each.

Name	Description
Blif	Parent object, contains all information about a <b>BLIF!</b> file and provides useful operations
Model	Represents a circuit within a <b>BLIF!</b> file, and provides methods to manipulate said circuit
BlifNode	A circuit element, or node in the <b>DFG!</b> representing the circuit
Signal	A signal within a specific circuit, or Model, representing a set of edges with common source

## 1.2 Blif

Contains helper functions to read in a **BLIF!** and represent it as a **DFG!**. The circuit itself is represented as a Model within Blif.

## 1.3 Model


Represents the circuit as a **DFG!**, with a list of BlifNodes and the Signals both between nodes, and the primary inputs/outputs of the circuit. Also contains a mapping from Signal name to Signal.



## 1.4 BlifNode


Contains the names of the input and output Signals, as well as the properties of the node (type, etc). Does not contain direct references to Signals, merely their names.

## 1.5 Signal

Contains references to the signal source, and a list of its sinks. Also stores the signal name.







Represents the circuit as a DFG. Contains a list of nodes, map of signal name  $\rightarrow$  Signal\*, and lists of primary inputs and outputs for the circuit. Each node contains the names of its input and output signals, allowing the Signal\* to be looked up, then the Signal\* contains pointers to its source and sink nodes. This allows the DFG to be traversed by going from node, to signal, to node, etc. A BlifNode represents the information in a circuit element declaration within a **BLIF!** file, which includes only the name of its input and output signals. The actual Signal itself is a separate circuit specific construct designed to allow for ease of traversal of the circuit as a **DFG!**. As such, we don't directly point to signals from a BlifNode\*, as the Signal depends on the circuit context. **TODO: Image showing DFG traversal, and example of blif file and class contents** !

## 2 Algorithm

Types marked with an \* are custom types defined previously in section 1.

### 2.1 Main

Partition, Triplicate, Join and Flatten are all implemented in separate programs. Main is responsible for taking an input file and running it through our toolchain to produce a TMR'd output file.

---

**Algorithm 1** Main Algorithm

---

Variable	Type	Description
<i>input</i>	<b>File</b>	Input blif file
<i>targetRecoveryTime</i>	<b>float</b>	Per partition recovery time (in seconds)
<i>files</i>	<b>List(File)</b>	circuit partitions, one per file
<i>file</i>	<b>File</b>	
<i>header</i>	<b>string</b>	string containing the first three lines of the input file
<i>output</i>	<b>File</b>	output file

---

```
1: procedure MAIN(input, targetRecoveryTime)
2:   files  $\leftarrow$  Partition(input)
3:   for all file  $\in$  files do
4:     file  $\leftarrow$  Triplicate(file)
5:   end for
6:   header  $\leftarrow$  input.lines[0  $\rightarrow$  3]
7:   file  $\leftarrow$  Join(files, header)
8:   output  $\leftarrow$  Flatten(output)
9: end procedure
```

---

We're given a blif file as input. In line 2 we partition the input circuit into a number of sub circuits, each in a separate file, as further expanded in Algorithm 2. Then in lines 3-4 for each partition file, we read it in as a black box, triplicate it, insert voting logic, and write it back out. Next in line 6 we extract the original header, which provides the name, inputs and outputs of the original circuit. We then, in line 7, join all the partitions together with the original name, inputs and outputs (in the same order), as the original circuit, and finally line 8 flattens the circuit, i.e. transforms the generated heirarchical netlist into a flat netlist with only one main model, or circuit, and no submodels.

Variable	Type	Description
<i>file</i>	<b>File</b>	input file
<i>targetRecoveryTime</i>	<b>float</b>	maximum per partition recovery time (in seconds)
<i>blif</i>	<b>Blif*</b>	In-memory representation of input blif file
<i>circuit</i>	<b>Model*</b>	Main circuit from input file, represented as DFG
<i>partition</i>	<b>Model*</b>	Circuit, which we are adding nodes to, to make our partition
<i>queue</i>	<b>Queue</b>	FIFO queue of nodes to visit
<i>visited</i>	<b>Map(BlifNode* → bool)</b>	Map of whether a BlifNode is visited
<i>signal</i>	<b>Signal*</b>	
<i>circuit.outputs</i>	<b>List(Signal*)</b>	List of output Signal* of a circuit
<i>signal.source</i>	<b>BlifNode*</b>	Node which drives this Signal*
<i>queue.size</i>	<b>integer</b>	Number of nodes in queue
<i>node</i>	<b>BlifNode*</b>	
<i>file</i>	<b>File</b>	
<i>files</i>	<b>List(File)</b>	
<i>numPartitions</i>	<b>int</b>	Counter of number of partitions
<i>signalName</i>	<b>string</b>	Name of a Signal*
<i>node.inputs</i>	<b>List(string)</b>	List of names of signals which are inputs to this node
<i>model.signals</i>	<b>Map(string → Signal*)</b>	Map from signal name to Signal* representing it in that Model*

Table 1: Variables for Partition

## 2.2 Partition

Given an input file, Partition reads it in, and splits it into a number of smaller subcircuits, each of which has a maximum recovery time of our target recovery time or less. Each subcircuit is then output to its own separate file, each of which is a valid **BLIF!** and circuit on its own.

---

**Algorithm 2** Partition

---

```
1: procedure PARTITION(file)
2:   blif  $\leftarrow$  new Blif(file) ▷ Read in file
3:   circuit  $\leftarrow$  blif.main ▷ The actual circuit within the blif file
4:   partition  $\leftarrow$  new Model ▷ Empty Circuit
5:   queue  $\leftarrow$  new Queue ▷ Empty Queue
6:   visited  $\leftarrow$  new Map(BlifNode  $\rightarrow$  bool, DEFAULT: false)
7:   for all signal  $\in$  circuit.outputs do
8:     queue.Enqueue(signal.source)
9:   end for
10:  while queue.size > 0 do
11:    node  $\leftarrow$  queue.Dequeue()
12:    if visited[node] = true then
13:      continue ▷ Handle each node once and only once
14:    end if
15:    visited[node]  $\leftarrow$  true
16:    partition.AddNode(node)
17:    if partition.RecoveryTime() > targetRecoveryTime then
18:      partition.RemoveNode(node)
19:      MakeIOList(partition, circuit)
20:      file  $\leftarrow$  partition.WriteToFile()
21:      files  $\leftarrow$  files + file
22:      numPartitions  $\leftarrow$  numPartitions + 1
23:      partition  $\leftarrow$  new Model ▷ Empty Circuit
24:      partition.AddNode(node)
25:    end if
26:    for all signalName  $\in$  node.inputs do
27:      signal  $\leftarrow$  model.signals[signalName]
28:      queue.Enqueue(signal)
29:    end for
30:  end while
31:  if partition.size > 0 then
32:    MakeIOList(partition, circuit)
33:    file  $\leftarrow$  partition.WriteToFile()
34:    files  $\leftarrow$  files + file
35:  end if
36:  return files
37: end procedure
```

---

Line 2 reads a **BLIF!** into memory, transforming from the **BLIF!** format described in **TODO: Reference** to the one represented by **TODO: Reference**. Lines 12-15 ensure that we visit each node only once, and thus that each node is in exactly one partition, by checking if a node has been visited before and if so, skipping it, otherwise marking it as visited and continuing. Lines 16/24 inserts the current node into the open partition, cutting any created cycles and updating values such as critical path length as outlined in Algorithm 5. Line 17 tests if the current partition recovery time is greater than our specified limit, with the algorithm used to calculate the recovery time located at Algorithm 4. If the recovery time is greater we execute lines 18-24, where we remove the just added node to bring our recovery time back under the limit, and then write the partition to a file. Line 18 calculates which signals are primary inputs or outputs for the partition, and promotes them accordingly, with more detail given in Algorithm 3. Writing the partition to a file simply involves outputting the name, inputs, outputs, and a list of every node in the partition in **BLIF!** format. RemoveNode, on line 19, merely removes the node from the partition's list of nodes rather than fully reversing everything AddNode does. As WriteToFile simply serialises the inputs, outputs and node list this is all that's required. Lines 31-34 write out the final partially full partition, if there is one. Again, WriteToFile simply outputs the circuit name, list of inputs, outputs and clocks, and list of nodes, with no further processing required.



## 2.3 MakeIOList

Given an original partition and a subpartition, promote any signals which are sourced or sunk outside of the subpartition to a primary input or output of the subpartition. We iterate through every signal in our

**Algorithm 3** MakeIOList

Variable	Type	Description
<i>partition</i>	<b>Model*</b>	Partition to create list of primary inputs and outputs for
<i>originalCircuit</i>	<b>Model*</b>	Original model
<i>signal</i>	<b>Signal*</b>	
<i>signal.source</i>	<b>BlifNode*</b>	The driver for the signal
<i>partition.inputs</i>	<b>List(BlifNode*)</b>	List of primary inputs for the circuit
<i>partition.signals</i>	<b>Map(string → Signal*)</b>	Map from signal name to Signal*
<i>originalCircuit.signals</i>	<b>Map(string → Signal*)</b>	Map from signal name to Signal*
<i>signal.sinks</i>	<b>List(BlifNode*)</b>	List of sinks for the signal

```

1: procedure MAKEIOLIST(partition, originalCircuit)
2:   for all signal ∈ partition.signals do
3:     if signal.source = NULL then                                ▷ If this signal has no driver
4:       partition.inputs.Add(signal)
5:     end if
6:     otherSignal ← originalCircuit.signals[signal.name]  ▷ Get the corresponding signal in
the original circuit
7:     if otherSignal.sinks − signal.sinks > 0 then ▷ If the signal has more sinks in the original
circuit than it does in this partition
8:       partition.outputs.Add(signal)
9:     end if
10:  end for
11: end procedure

```

partition. For each one we check if we have a source (line 4), if not it must be a primary input. Similarly, on line 7 we check if we have a sink which is not represented within our partition. If so, promote it to a primary output of the partition.

## 2.4 RecoveryTime

For a given partition, calculate its error recovery time. The derivation of this algorithm and the values used

---

### Algorithm 4 RecoveryTime

---

Variable	Type	Description
<i>latency</i>	<b>float</b>	Circuit latency (i.e. time for input to completely propagate to output) in seconds
<i>clockPeriod</i>	<b>Integer</b>	Period of the circuit, in seconds
<i>criticalPath</i>	<b>Integer</b>	Maximum number of steps between an input and an output
<i>numFF</i>	<b>Integer</b>	Number of Latches in circuit
<i>numLUT</i>	<b>Integer</b>	Number of look up tables in circuit
<i>resynchronisationTime</i>	<b>Float</b>	Time, in seconds, that it takes to resynchronise circuit
<i>detectionTime</i>	<b>Float</b>	Time, in seconds, that it takes to detect an error
<i>ReconfigureTime</i>	<b>Float</b>	Time, in seconds, that it takes to reconfigure circuit
<i>communicationTime</i>	<b>Float</b>	Time, in seconds, that it takes to transmit reconfiguration request to controller

---

```

1: procedure RECOVERYTIME(partition)
2:   latency  $\leftarrow$  clockPeriod  $\times$  (criticalpath + 1)
3:   detectionTime  $\leftarrow$  latency
4:   resynchronisationTime  $\leftarrow$  latency
5:   reconfigurationTime  $\leftarrow$   $\max(\text{numFF}, \text{numLUT}) / 160 \times 1.48^{-5}$ 
6:   communicationTime  $\leftarrow$   $5 \times 50 \times (\text{numPartitions} + 1) \times \text{clockPeriod}$ 
7:   recoveryTime  $\leftarrow$  detectionTime + resynchronisationTime + reconfigurationTime +
   communicationTime
8:   return recoveryTime
9: end procedure

```

---

is fully discussed in Section **TODO: Reference**. The criticalpath is a measure of the maximum number of latches on a path from input to output. The +1 is to account for the contribution of combinational logic, which may be up to one additional clock cycle of latency. !

## 2.5 AddNode

Insert a node into an existing partition, or circuit, while updating appropriate parameters (i.e. maximum path length and signals) which are depended upon by other components (i.e. recovery time calculation and DFG! traversal respectively). Additionally, detect any newly created cycles and cut them. This ensures that the circuit is always an acyclic graph with every node reachable. Lines 4-6 check if one of the inputs

**Algorithm 5** AddNode

Variable	Type	Description
<i>partition</i>	<b>Model*</b>	Model* containing DFG representing partition to add node to
<i>node</i>	<b>BlifNode*</b>	Node to add
<i>signal</i>	<b>Signal*</b>	
<i>signalName</i>	<b>string</b>	
<i>partition.cutLoops</i>	<b>Map(string → string)</b>	For signals which have been cut, a map of the old to the new name
<i>partition.signals</i>	<b>Map(string → Signal*)</b>	Map of signal name to Signal*
<i>signal.sinks</i>	<b>List(BlifNode*)</b>	List of sinks for a Signal*
<i>signal.source</i>	<b>BlifNode*</b>	Source, or driver, for a Signal*
<i>inCost</i>	<b>int</b>	Maximum number of critical path steps to reach node, not counting the node itself
<i>explored</i>	<b>Map(BlifNode* → boolean)</b>	Whether a node has been reached yet in the current iteration

```

1: procedure ADDNODE(partition, node)
2:   nodes.insert(node)
3:   for all signalName ∈ node.inputs do
4:     signal ← partition.signals[name]
5:     signal.sinks.Add(node)
6:   end for
7:   signal ← partition.signals[node.output]
8:   signal.source ← node
9:   inCost ← 0
10:  for all signalName ∈ node.inputs do
11:    signal ← partition.signals[signalName]
12:    source ← signal.source
13:    if partition.costs[source] > inCost then
14:      inCost ← partition.costs[source]
15:    end if
16:  end for
17:  UpdateCostsAndBreakCycles(partition, node, NULL, node, inCost, explored, costs)
18: end procedure

```

signals for this node has been cut to remove a cycle. If so, we rename the signal appropriately, to what the new primary input is called. Additionally, lines 3-11 update the appropriate signals so that this node is reachable within the DFG!. Lines 12-19 then update the maximum path length (or latency in clock

cycles) while detecting and cutting any newly created cycles.

## 2.6 UpdateCostsAndBreakCycles

Recursively traverse our network to update maximum path lengths to account for our new node and additional paths. While traversing the network, detect and break any cycles we encounter. This turns a possibly cyclic **DFG!** with partially computed path lengths, into an acyclic **DFG!** with fully computed path lengths.

We care about two things. One, the maximum cost to reach a node, and two, detecting and removing any cycles. Given an existing **DAG!** (**DAG!**) **Directed Acyclic Graph** which we insert a new node into, then !

1. The new node is the root node of a subtree within the **DAG!**.
2. Nodes which are not within the subtree cannot have the maximum cost to reach them change (as nothing has changed in any path to them).
3. Any cycles must pass through the new node, as all the new edges are to or from the new node.
4. Correspondingly, without any cycles the root node will only be reached once at the start.

Using this information we develop our traversal algorithm. Line 2 demonstrates an optimisation, in that once a path has been checked we need not recheck it unless we have found a more expensive path to it as otherwise nothing will change. Lines 5-8 check if we have detected a cycle. If so, cut it through cutting the signal, which splits the signal into two. A primary output with the same source, and a primary input with the same sinks, as detailed further in subsection 2.7.

---

**Algorithm 6** UpdateCostsAndBreakCycles

---

Variable	Type	Description
<i>partition</i>	<b>Model*</b>	Model* containing DFG representing partition to add node to
<i>root</i>	<b>BlifNode*</b>	Newly added node
<i>parent</i>	<b>BlifNode*</b>	Node we just came from
<i>costToReach</i>	<b>int</b>	Maximum number of critical path steps to reach node, not counting the node itself
<i>explored</i>	<b>Map(BlifNode* → boolean)</b>	Whether a node has been reached yet in the current iteration
<i>partition.signals</i>	<b>Map(string → Signal*)</b>	Map of signal name to Signal*
<i>parent.output</i>	<b>string</b>	Name of the signal the parent nodes drives i.e. the signal we reached this node from
<i>signal</i>	<b>Signal*</b>	Signal we reached this node from
<i>node.cost</i>	<b>int</b>	1 for latches, 0 for LUTs
<i>costs</i>	<b>Map(BlifNode* → int)</b>	Map of the cost to reach each node
<i>node</i>	<b>BlifNode*</b>	
<i>signal.sinks</i>	<b>List(BlifNode*)</b>	List of sinks for a Signal*
<i>cost</i>	<b>int</b>	Number of critical path steps to reach node, including the node itself

---

```
1: procedure UPDATECOSTSANDBREAKCYCLES(partition, root, parent, node, costToReach, explored)
2:   if explored[node] = true and costs[node] ≥ costToReach then ▷ Already expanded this path,
   and we haven't found a more expensive route to it. No point continuing down it
3:     return
4:   end if
5:   if parent ≠ NULL and node = root then ▷ We have a cycle, as all newly
   created cycles must go through the new node, and the new node should only ever be reached once at
   the start without cycles
6:     signal ← partition.signals[parent.output] ▷ The signal edge we came in on
7:     CutSignal(partition, signal)
8:     return
9:   end if
10:  cost ← costToReach + node.cost
11:  if cost > costs[node] then
12:    costs[node] = cost
13:  else
14:    cost = costs[node]
15:  end if
16:  for all child ∈ partition.signals[node.output].sinks do
17:    UpdateCostsAndBreakCycles(root, node, child, cost, explored)
18:  end for
19:  explored[node] = true
20: end procedure
```

---

## **2.7 CutSignal**

Given a signal, cut it, by splitting it into two signals. One of which is a primary input with the sinks of the previous signal. One of which is a primary output with the source of the previous signal.

## 2.8 TMR

Given a file containing a partition, read it in as a black box, triplicate it, add voter logic, write back out to file.

---

### Algorithm 7 TMR

---

Variable	Type	Description
<i>file</i>	<b>File</b>	File to triplicate
<i>circuit</i>	<b>string</b>	Contents of the circuit file
<i>header</i>	<b>string</b>	String containing the circuit name, inputs and outputs as they appear in the <b>BLIF!</b>
<i>voter</i>	<b>string</b>	Contents of the voter circuit file
<i>subcktDefinitionN</i>	<b>string</b>	String representing a subcircuit in <b>BLIF!</b> format
<i>voterDefinitionN</i>	<b>string</b>	String representing a subcircuit in <b>BLIF!</b> format

---

```

1: procedure TMR(file)
2:   circuit ← file.read()
3:   header ← circuit.header
4:   voter ← voter.read()
5:   subcktDefinition1 ← MakeSubcktDefinition(circuit)
6:   subcktDefinition2 ← MakeSubcktDefinition(circuit)
7:   subcktDefinition3 ← MakeSubcktDefinition(circuit)
8:   voterDefinition ← MakeSubcktDefinition(voter)
9:   subcktDefinition.ConnectInputs(circuit.inputs)
10:  voterDefinition.ConnectInputs(subcktDefinition1.outputs, subcktDefinition2.outputs, subcktDefinition3.outputs)
    ▷ Connect the outputs of the partitions to the inputs of the voter
11:  voterDefinition.ConnectOutputs(circuit.outputs)
12:  file.write(header)
13:  file.write(voterDefinition)
14:  file.write(subcktDefinition1)
15:  file.write(subcktDefinition2)
16:  file.write(subcktDefinition3)
17:  file.write(voter)
18:  file.write(circuit)
19: end procedure

```

---

This method operates on the **BLIF!** in a low level way, dealing with manipulating the actual file contents, rather than operating on an abstract circuit representation, as we transform a flat circuit, into a heirarchical circuit, in which our original flat circuit remains untouched but we insert voting and similar logic around it. We read in our partition circuit and voter circuit. We now create three partition subcircuit and one voter subcircuit definitions. We match up our signal names between them appropriately, and then write out our subcircuit definitions, followed by our partition and voter subcircuits.

This transforms a file from format:

1	.name partition
2	.inputs ...
3	contents



Into one in format:

```
1 .name TMR
2 .inputs ...
3 .subckt partition
4 .subckt partition
5 .subckt partition
6 .subckt voter
7 .end
8
9 .name voter
10 ...
11 .end
12 .name partition
13 ...
14 .end
```

## 2.9 BlifJoin

Given a list of blif files, concatenates them all together, creates subcircuit definitions to connect them all together, and writes them to a file

This transforms a set of files in format:

```
1 .name partitionN
2 .inputs ...
3 contents
```

Into one file with format:

```
1 .name TMR
2 .inputs ...
3 .subckt partition1
4 .subckt partition2
5 .subckt partition3
6 ...
7 .end
8
9 .name partition1
10 ...
11 .end
12 .name partition2
13 ...
14 .end
15 ...
```

## 2.10 Flatten

Given a heirarchical blif file, run it through abc to flatten it, and postprocess if necessary.

---

**Algorithm 8** Flatten

---

Variable	Type	Description
<i>file</i>	<b>File</b>	File to flatten

---

```
1: procedure FLATTEN(file)           ▷ Flattening is currently performed by abc (link), called with
   parameters:
2:   ./abc -o output -c echo file ▷ Due to bug in abc, clock information is stripped from latches, so we
   then call grep and sed to fix the output file
3:   latch ← split(grep -m 1 'latch' file)
4:   if latch then
5:     sed -ri 's/(\\.latch.+) (2)/\\1 '+latch[3] + ' ' + latch[4] + ' 2/' output
6:   end if
7: end procedure
```

---

./abc is provided an input file, given the command to echo the current file, and told to output everything to output. grep is called to search for latches, and return the latch information if there is one. If there is, replace the faulty latch information with the correct information. This assumes that there is only one global clock, all latches are triggered on the same signal (e.g. rising edge, falling etc), and all latches have initial state don't care, which holds true for all provided benchmarks.