

VHDL SIMULATION OF AND GATE

Theory:

AND gates are fundamental digital logic gate that outputs high(1) signal only when both of their output signals are high, otherwise the output is zero(0).

circuit diagram:



Logic expression:

$$\text{Output} = A \text{ AND } B$$

Truth table:

A	B	output
0	0	0
0	1	0
1	0	0
1	1	1

VHDL code

```
--AND gate implementation
```

```
library IEEE;
use IEEE.STD-LOGIC-1164.ALL;
```

```
entity AND-GATE is
```

```
Port L
```

```
A: in STD-LOGIC;
```

```
B: in STD-LOGIC;
```

```
output: out STD-LOGIC;
```

```
);
```

```
end AND-GATE;
```

```
architecture Behavioral of AND-GATE is
```

```
begin
```

```
output <= A AND B; --AND gate logic
```

```
end Behavioral;
```

Result:-

or_gate_input_a	or_gate_input_b	Output
1	1	1

THEORY:

OR GATES are fundamental logic gates that output a high (1) signal if at least one of their input signals is high; else the output remains low (0).

Circuit diagram:Logical expression:

$$\text{output} = A \text{ OR } B$$

Truth Table:

A	B	output
0	0	0
0	1	1
1	0	1
1	1	1

VHDL Code'--

04

-- OR gate implementation

library IEEE;

use IEEE.STD-LOGIC-1164-ALL;

entity OR-GATE is

Port (

A: in STD-LOGIC;

B: in STD-LOGIC;

output: out STD-LOGIC;

);

end OR-GATE;


architecture Behavioral of OR-GATE is

begin

output <= A OR B;

end Behavioral;

Result :-



A	B	output
0	0	0
0	1	1
1	0	1
1	1	1

THEORY:

A NOT gate, also known as an inverter is a basic logic gate that produces a high (1) output when its input is low (0) and vice versa.

circuit diagram:Logical Expression;

$$\text{output} = \text{NOT } A$$

Truth table:

Input	output
0	1
1	0

VHDL Code:

-- NOT gate implementation

library IEEE;

use IEEE.STD-LOGIC-1164.ALL;

entity NOT-GATE is

Port (

Input : in STD-LOGIC;

output : out STD-LOGIC;

);


end NOT-GATE;

architecture Behavioral of NOT-GATE is

begin

output <= not Input;

end Behavioral;

Result:-

THEORY:

A NAND gate is a basic logic gate that gives low(0) output only when both its input are high; otherwise it produces a high(1) output.

Circuit diagram:Logical expression:

$$\text{output} = A \text{ NAND } B$$

Truth table:

Input(A)	B	Output
0	0	1
0	1	1
1	0	1
1	1	0

VHDL Code:

--NAND gate implementation

Library IEEE;

```
USE IEEE.STD_LOGIC-1164.ALL;
```

entity NAND-GATE is

Port (

```
A: in STD_LOGIC;
```

B: 9A STD-LOGIC;

```
Output: out STD_LOGIC;
```

) ;

```
end NAND_GATE;
```


architecture Behavioral of NAND-GATE is

begin

```
output <= not (A and B);
```

end Behavior;

Result:-



THEORY:

An XOR gate, also known as an exclusive OR gate produces a high (1) when its two input signals are different; otherwise it outputs low (0).

circuit diagram:Logical expression:

$$\text{output} = A \text{ XOR } B$$

Truth table:

Input (A)	Input (B)	Output
0	0	0
0	1	1
1	0	1
1	1	0

VHDL code :

-- XOR gate implementation

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity XOR-GATE is

port (

A: in STD-LOGIC;

B: in STD-LOGIC;

output: out STD-LOGIC;

);

end XOR-GATE;

architectural Behavioral of XOR-GATE is

begin

output <= A XOR B;

end Behavioral;

Result:

A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0

THEORY:

A NOR gate is a fundamental digital logic gate that generates a high (1) output only when both input signals are low; otherwise it produces a low (0) output.

Circuit diagram:



Logic expression:

$$\text{output} = A \text{ NOR } B$$

Truth table:


A	B	output
0	0	1
0	1	0
1	0	0
1	1	0

VHDL code :

```
-- NOR gate implementation
library IEEE;
use IEEE.STD-LOGIC-1164.ALL;


entity NOR_GATE is
    port (
        A: in STD-LOGIC;
        B: in STD-LOGIC;
        output: out STD-LOGIC;
    );
end NOR_GATE;

architecture Behavioral of NOR_GATE is
begin
    output <= not (A or B);
end Behavioral;
```

Result :-

THEORY:

A NOR gate is a fundamental digital logic gate that generates a high (1) output only when both input signals are low; otherwise it produces a low (0) output.

Circuit diagram:Logical expression:

$$\text{sum} = A \text{ XOR } B,$$

$$\text{carry} = A \text{ AND } B$$

Truth table:

A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

VHDL Code :

-- Half adder implementation

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity HALF_ADDER is

Port (

A: in STD_LOGIC;

B: in STD_LOGIC;

Sum: out STD_LOGIC;

carry: out STD_LOGIC;

);

end HALF_ADDER

architecture Behavioral of HALF_ADDER is
begin

Sum <= A xor B;

carry <= A and B;


end Behavioral;

Result:

Wave - Default	Time	Port_A	Port_B	Sum	Carry
	0 ns	0	0	0	0
	1 ns	1	0	1	0
	2 ns	0	1	1	0
	3 ns	1	1	0	1
	4 ns	0	0	0	0
	5 ns	1	1	0	1
	6 ns	0	1	1	0
	7 ns	1	0	1	0
	8 ns	0	0	0	0
	9 ns	1	1	0	1

THEORY:

A full adder is a digital circuit that adds three binary digits: the two inputs (A and B) and a carry input (C-in), producing sum and carry output.

Circuit diagram:Logical expression:

$$\text{sum}(s) = A \text{ XOR } B \text{ XOR } C\text{-in}$$

$$\text{carry out}(C\text{-out}) = (A \text{ AND } B) \text{ OR } (C\text{-in AND } (A \text{ XOR } B))$$

Truth Table:

A	B	C-in	sum(s)	C-out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

VHDL Code:

```
-- Full Adder implementation
library IEEE;
use IEEE.STD-LOGIC-1164.ALL;

entity Full-ADDER is
    Port (
        A: in STD-LOGIC;
        B: in STD-LOGIC;
        C-in: in STD-LOGIC;
        Sum: out STD-LOGIC;
        C-out: out STD-LOGIC
    );
end Full-ADDER;


architecture Behavioral of Full ADDEr is
begin
    Sum <= (A XOR B) XOR C-in;
    C-out <= (A and B) or (C-in and (A XOR B));
end Behavioral;
```

Result:-

A	B	C-in	Sum	C-out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

THEORY:

A half subtractor is a basic digital circuit that subtracts two binary digits, producing a difference bit and a borrow bit.

Circuit diagram:Logic expression:

$$\text{Difference (D)} = A \text{ XOR } B$$

$$\text{Borrow (B-out)} = (\text{NOT } A) \text{ AND } B$$

Truth Table:

A	B	Difference (D)	Borrow (B-out)
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

VHDL Code:

```
-- Half Subtractor Implementation
```

```
library IEEE;
```

```
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity HALF_SUBTRACTOR is
```

```
  port (
```

```
    A: in STD_LOGIC;
```

```
    B: in STD_LOGIC;
```

```
    Difference: out STD_LOGIC;
```

```
    Borrow: out STD_LOGIC
```

```
  );
```

```
end HALF_SUBTRACTOR
```

```
architecture Behavioral of HALF_SUBTRACTOR is
begin
```

```
  Difference <= A xor B;
```

```
  Borrow <= (not A) and B;
```


```
end Behavioral;
```

Result:

A	B	Difference	Borrow
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

THEORY:

A full subtractor is a digital circuit that performs subtraction of three binary digits: the two inputs (A and B) and a borrow input (B-in), resulting in difference and borrow output.

circuit diagram:Logic expression:

$$\text{Difference (D)} = (A \text{ XOR } B) \text{ XOR } B\text{-in}$$

$$\text{Borrow-out (B-out)} = (B\text{-in AND (NOT A)}) \text{ OR } (B \text{ AND (NOT (A XOR B))})$$

Truth table:

A	B	B-in	Difference (D)	Borrow (B-out)
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

VHDL code:

```
-- Full Subtractor Implementation
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity FULL_SUBTRACTOR is
```

```
    Port (
```

```
        A: in STD_LOGIC;
```

```
        B: in STD_LOGIC;
```

```
        B_in: in STD_LOGIC;
```

```
        D: in out STD_LOGIC;
```

```
        B_Out: out STD_LOGIC;
```

```
    );
```

```
end FULL_SUBTRACTOR
```

```
architecture Behavioral of FULL_SUBTRACTOR is
begin
```

```
    D <= (A XOR B) XOR B_in;
```

```
    B_Out <= (B_in and (not A)) or (B and (not (A OR B)))
```

```
end Behavioral;
```

Result:

Program to convert decimal to hexa-decimal

22

Program:

```
#include <stdio.h>

void decimal TO Hexadecimal (int decimal) {
    char hexa[20];
    int i = 0;
    while (decimal > 0) {
        int remainder = decimal % 16;
        if (remainder < 10) {
            hexa[i] = remainder + '0';
        } else {
            hexa[i] = remainder - 10 + 'A';
        }
        decimal /= 16;
        i++;
    }
    printf("Hexadecimal: 0x");
    for (int i = i - 1; i >= 0; i--) {
        printf("%c", hexa[i]);
    }
    printf("\n");
}

int main () {
    int decimal;
    printf("Enter a decimal number:");
    scanf("%d", &decimal);
    decimal TO Hexadecimal (decimal);
    return 0;
}
```

Output:

Enter a decimal number: 20
Hexadecimal: 0x14

Program:

```
#include <stdio.h>

void decimal to binary (int decimal) {
    if (decimal == 0) {
        printf("Binary: 0\n");
        return;
    }
    int binary[32];
    int i = 0;
    while (decimal > 0) {
        binary[i] = decimal % 2;
        decimal /= 2;
        i++;
    }
    printf("Binary: ");
    for (int j = i - 1; j >= 0; j--) {
        printf("%d", binary[j]);
    }
    printf("\n");
}

int main() {
    int decimal;
    printf("Enter a decimal number: ");
    scanf("%d", &decimal);
    decimal to binary (decimal);
    return 0;
}
```

Output:

Enter a decimal number: 20

10100