


# 实验三 寄存器堆与计数器

PB17111623 范睿


## 逻辑设计

寄存器堆RF


数据通路：



计数器



循环队列：



# 核心代码

## 计数器

```
1 module Counter(  
2     input [2:0]d,  
3     input pe, //同步装数使能  
4     input ce, //计数器使能  
5     input clk,  
6     input rst,  
7     output reg [2:0]q  
8 );  
9     reg [2:0]q_next;  
10    always@(posedge clk or posedge rst)begin //每当时钟上升沿到来时  
11        if(rst) q = 3'b0; //若rst有效, q置为0  
12        else q = q_next; //否则将q_next赋给q  
13    end  
14    always@(*)begin //更新q_next  
15        if(ce) q_next = q + 3'b001; //若计数使能有效, q_next为q+1  
16        else if(pe) q_next = d; //若同步装数使能有效, q_next为d  
17        else q_next = q; //否则q值不改变  
18    end  
19 endmodule
```

## 循环队列:

```
1     assign head_next = (head + 4'b0001)%4'b1000; //head_next为下一个头指针的位置  
2 //RF为寄存器堆模块 (具体解释见下)  
3     RF  
R(.ra0(head), .ra1(read), .wa(next_pos), .we(we), .clk(clk), .rst(rst), .wd(in), .rd0(rd0), .rd1  
(r_seg));  
4 //更新we  
5     always@(*)begin  
6         if(en_in&&!full)we = 1; //当en_in为1且队列没满时, 将寄存器堆的写使能置为1  
7         else we = 0;  
8     end  
9 //更新out, out为出队的数字  
10    always@(posedge clk or posedge rst)begin  
11        if(rst) out = 4'b0;  
12        else begin  
13            if(en_out) out = rd0;  
14            else out = 4'b0;  
15        end  
16    end  
17 //更新队头指针  
18    always@(posedge clk or posedge rst)begin  
19        if(rst)begin  
20            head = 4'b0000;  
21        end  
22        else begin  
23            if(!empty)begin //队列空时忽略出  
24                if(en_out)begin //只有出队了才更新队头指针  
25                    head = head_next;  
26                end  
27            end  
28        end  
29    end
```

```

30 //更新counter, 记录此时队列中有多少个数字
31 always@(posedge clk or posedge rst)begin
32     if(rst)begin
33         counter = 4'b0000;
34     end
35     else begin
36         counter = counter_next;
37     end
38 end
39 //更新next_pos, next_pos表示队尾
40 always@(*)begin
41     if(!full) begin//若没满才更新
42         if(head + counter > 4'b0111) next_pos = head + counter - 4'b1000;
43         else next_pos = head + counter;
44     end
45 end
46 //更新counter_next, counter的下一个值
47 always@(*)begin
48     if(en_in)begin//若入队, counter_next=counter+1
49         if(!full) counter_next = counter + 4'b0001;
50         else counter_next = counter;
51     end
52     if(en_out)begin//若出队, counter_next=counter-1
53         if(!empty) counter_next = counter - 4'b0001;
54         else counter_next = counter;
55     end
56 end
57 //判断队满, full
58 assign full = (counter == 4'b1000); //队列中有8个数时队满
59 //判断对空
60 assign empty = (counter == 4'b0000); //队列中有0个数时队满

```

- RF模块输入输出解释:

输入:

ra0: head, 队头地址

ra1: read, 当前数码管位选地址, 数码管显示用

wa: next\_pos, 下一个写入的位置

we: we, 写使能

wd: in, 入队元素

输出:


rd0: rd0, 出队元素

rd1: r\_reg, 当前位选地址的数字 (显示到数码管上)

## 仿真及下载


RF:

仿真:



t=15ns时，向地址1中写入d


同时读地址1和地址2



- s[0]-s[2] ~ ra0[0]-ra0[2]
- s[3]-s[5] ~ ra1[0]-ra1[2]
- s[6]-s[8] ~ wa[0]-wa[2]
- s[9]-s[12] ~ wd[0]-wd[2]
- s[13] ~ we
- s[14] ~ rst
- s[15] ~ clk
- led[0]-led[3] ~ rd0[0]-rd0[3]
- led[4]-led[7] ~ rd1[0]-rd1[3]
- 此时向地址1写入了1111，读地址0和地址1


FIFO:

仿真:



- 10ns时，入队有效，1一直入队，直到队满 (full=1)
- 110ns时，出队有效，1一直出队 (out一直为1)，直到对空 (empty=1)
- 最后队中无元素，head和counter都为0


下载:



- s[0]-s[3] ~ in[0]-in[3]
- s[12] ~ en\_out
- s[13] ~ en\_in
- s[14] ~ rst
- s[16] ~ clk
- led[0]-led[3] ~ out[0]-out[3]

## 电路性能及资源使用情况

RF:



counter:

Utilization			
Post-Synthesis   Post-Implementation			
Graph   Table			
Resource	Utilization	Available	Utilization %
LUT	3	63400	0.01
FF	3	126800	0.01
IO	10	210	4.76
BUFG	1	32	3.13

## 实验总结

在本次实验中，我实现了寄存器堆模块，计数器模块和基于寄存器堆模块的循环队列，复习了数码管的书写。本次实验给我最大的感受是：在大工程中，把任务分给不同模块去做，每个模块只实现一个小功能，将接口处的参数传递对接好，代码效率会提高很多。本来我写循环队列的时候没有调用已经写好的RF模块，但是经过同学指点，我改变了实现方法，调用了RF模块，一个口读出队元素，一个口读数码管显示元素，十分方便。

## 设计及仿真代码

RF设计代码：

```
1 module RF(  
2     input [2:0] ra0, //读的地址  
3     input [2:0] ra1, //读的地址  
4     input [2:0] wa, //写的地址  
5     input [3:0] wd, //写的数据  
6     input we, //写的使能  
7     input clk,  
8     input rst,  
9     output reg [3:0] rd0, //被读的数据  
10    output reg [3:0] rd1 //被读的数据  
11 );  
12 reg [3:0] r0; //寄存器堆  
13 reg [3:0] r1;  
14 reg [3:0] r2;  
15 reg [3:0] r3;  
16 reg [3:0] r4;  
17 reg [3:0] r5;  
18 reg [3:0] r6;  
19 reg [3:0] r7;
```

```

20
21 always@(posedge clk or posedge rst)begin //写模块
22     if(rst) begin
23         r0 <= 4'd0;
24         r1 <= 4'd0;
25         r2 <= 4'd0;
26         r3 <= 4'd0;
27         r4 <= 4'd0;
28         r5 <= 4'd0;
29         r6 <= 4'd0;
30         r7 <= 4'd0;
31     end
32     else begin
33         if(we)begin
34             case(wa)
35                 3'b000: r0<=wd;
36                 3'b001: r1<=wd;
37                 3'b010: r2<=wd;
38                 3'b011: r3<=wd;
39                 3'b100: r4<=wd;
40                 3'b101: r5<=wd;
41                 3'b110: r6<=wd;
42                 3'b111: r7<=wd;
43             endcase
44         end
45     end
46 end
47
48 always@(*)begin //读模块
49     case(ra0)
50         3'b000: rd0<=r0;
51         3'b001: rd0<=r1;
52         3'b010: rd0<=r2;
53         3'b011: rd0<=r3;
54         3'b100: rd0<=r4;
55         3'b101: rd0<=r5;
56         3'b110: rd0<=r6;
57         3'b111: rd0<=r7;
58     endcase
59     case(ra1)
60         3'b000: rd1<=r0;
61         3'b001: rd1<=r1;
62         3'b010: rd1<=r2;
63         3'b011: rd1<=r3;
64         3'b100: rd1<=r4;
65         3'b101: rd1<=r5;
66         3'b110: rd1<=r6;
67         3'b111: rd1<=r7;
68     endcase
69 end
70
71 endmodule

```

#### RF仿真代码:

```

1 module RF_SIM(
2
3     );
4
5     reg clk;

```



```

6      reg rst;
7      initial begin
8          clk = 0;
9          forever #5 clk = ~clk;
10     end
11     initial begin
12         rst = 0;
13         #5 rst = 1;
14         #5 rst = 0;
15     end
16     reg [2:0] wa;
17     reg [3:0] wd;
18     reg we;
19     reg [2:0] ra0;
20     reg [2:0] ra1;
21     wire [3:0] rd0;
22     wire [3:0] rd1;
23     initial begin
24         ra0 = 3'b000;
25         ra1 = 3'b001;
26         #20 ra0 = 3'b001;
27         ra0 = 3'b010;
28     end
29     initial begin
30         #15 wa = 3'b001;
31         wd = 4'b1011;
32         we = 1;
33     end
34     RF
35     L(.ra0(ra0),.ra1(ra1),.wa(wa),.wd(wd),.we(we),.clk(clk),.rst(rst),.rd0(rd0),.rd1(rd1));
endmodule

```

#### counter设计代码:

```

1  module Counter(
2      input [2:0] d,
3      input pe,
4      input ce, //计数器使能
5      input clk,
6      input rst,
7      output reg [2:0] q
8  );
9      reg [2:0] q_next;
10     always@(posedge clk or posedge rst) begin
11         if(rst) q = 3'b0;
12         else q = q_next;
13     end
14     always@(*) begin
15         if(ce) q_next = q + 3'b001;
16         else if(pe) q_next = d;
17         else q_next = q;
18     end
19 endmodule

```

#### FIFO设计代码:

```

1  module FIFO(
2      input clk_100M,
3      input en_out,
4      input en_in,
5      input [3:0] in,

```



```

6     input rst,
7     input clk,
8     output reg [3:0] out,
9     output empty,
10    output full,
11    output [6:0] seg,
12    output reg [7:0] an,
13    output dot
14 );
15 wire [3:0] rd0,rd1;
16 wire [3:0] r_seg;
17 reg we;
18 reg [3:0] head; //队头
19 reg [3:0] counter; //队中数字个数
20 reg [3:0] next_pos;
21 wire [3:0] head_next;
22 reg [3:0] counter_next;
23 reg [3:0] read;
24 assign head_next = (head + 4'b0001)%4'b1000;
25 RF
R(.ra0(head),.ra1(read),.wa(next_pos),.we(we),.clk(clk),.rst(rst),.wd(in),.rd0(rd0),.rd
1(r_seg));
26 always@(*)begin //更新we
27     if(en_in&&!full)we = 1;
28     else we = 0;
29 end
30 always@(posedge clk or posedge rst)begin //更新out
31     if(rst) out = 4'b0;
32     else begin
33         if(en_out) out = rd0;
34         else out = 4'b0;
35     end
36 end
37 always@(posedge clk or posedge rst)begin //更新队头指针
38     if(rst)begin
39         head = 4'b0000;
40     end
41     else begin
42         if(!empty)begin //空时忽略出
43             if(en_out)begin
44                 head = head_next;
45             end
46         end
47     end
48 end
49 always@(posedge clk or posedge rst)begin //更新counter
50     if(rst)begin
51         counter = 4'b0000;
52     end
53     else begin
54         counter = counter_next;
55     end
56 end
57 always@(*)begin //更新next_pos
58     if(!full) begin
59         if(head + counter > 4'b0111) next_pos = head + counter - 4'b1000;
60         else next_pos = head + counter;
61     end
62 end
63 always@(*)begin

```

```

64         if(en_in)begin
65             if(!full) counter_next = counter + 4'b0001;
66             else counter_next = counter;
67         end
68         if(en_out)begin
69             if(!empty) counter_next = counter - 4'b0001;
70             else counter_next = counter;
71         end
72     end
73     assign full = (counter == 4'b1000);
74     assign empty = (counter == 4'b0000);
75
76     wire locked;
77     wire clk_5M;
78     reg clk_500;
79     reg [21:0]count;
80
81     //数码管:
82     clk_wiz_0 clk1(clk_5M,rst,locked,clk_100M);
83
84     always@(posedge clk_5M)begin
85         if(count>=21'd9999)begin
86             count<=0;
87         end
88         else begin
89             count<=count+1;
90         end
91     end
92     always@(posedge clk_5M)begin
93         clk_500<=(count>=21'd4999)?1:0;
94     end
95     initial begin
96         an = 8'b01111111;
97         count = 22'b0;
98     end
99     always@(posedge clk_500)begin
100         case(an)
101             8'b11111110:an<=8'b11111101;
102             8'b11111101:an<=8'b11111011;
103             8'b11111011:an<=8'b11110111;
104             8'b11110111:an<=8'b11101111;
105             8'b11101111:an<=8'b11011111;
106             8'b11011111:an<=8'b10111111;
107             8'b10111111:an<=8'b01111111;
108             8'b01111111:an<=8'b11111110;
109         endcase
110     end
111     always@(*)begin
112         case(an)
113             8'b11111110:read = 3'b111;
114             8'b11111101:read = 3'b110;
115             8'b11111011:read = 3'b101;
116             8'b11110111:read = 3'b100;
117             8'b11101111:read = 3'b011;
118             8'b11011111:read = 3'b010;
119             8'b10111111:read = 3'b001;
120             8'b01111111:read = 3'b000;
121         endcase
122     end
123     wire display;

```

```

124     tube
    L1(.r_seg(r_seg),.an(an),.head(head),.counter(counter),.dot(dot),.seg(seg),.display(dis
    play));
125
126 endmodule

```

tube模块:

```

1  module tube(
2      input  [3:0]r_seg,
3      input  [7:0]an,
4      input  [3:0]head,
5      input  [3:0]counter,
6      output dot,
7      output reg [6:0]seg,
8      output display
9  );
10  assign dot = ~(an[4'b0111-head]==0);
11  reg [3:0]flag;
12  wire [3:0]last;
13  assign last = (head + counter - 4'b0001)%4'b1000;
14  always@(*)begin
15      case(an)
16          8'b11111110:flag = 4'd7;
17          8'b11111101:flag = 4'd6;
18          8'b11111011:flag = 4'd5;
19          8'b11110111:flag = 4'd4;
20          8'b11101111:flag = 4'd3;
21          8'b11011111:flag = 4'd2;
22          8'b10111111:flag = 4'd1;
23          8'b01111111:flag = 4'd0;
24      endcase
25  end
26  assign display = (((head<=last)&&((head <= flag) && (flag<=last)))||((head > last)&&
    (flag>=head || flag <= last)))&&(counter != 4'b0);
27  always@(*)begin
28      if(display)begin
29          case(r_seg)
30              4'b0000:seg = 7'b1000000;
31              4'b0001:seg = 7'b1111001;
32              4'b0010:seg = 7'b0100100;
33              4'b0011:seg = 7'b0110000;
34              4'b0100:seg = 7'b0011001;
35              4'b0101:seg = 7'b0010010;
36              4'b0110:seg = 7'b0000010;
37              4'b0111:seg = 7'b1111000;
38              4'b1000:seg = 7'b0000000;
39              4'b1001:seg = 7'b0010000;
40              4'b1010:seg = 7'b0001000;
41              4'b1011:seg = 7'b0000011;
42              4'b1100:seg = 7'b1000110;
43              4'b1101:seg = 7'b0100001;
44              4'b1110:seg = 7'b0000110;
45              4'b1111:seg = 7'b0001110;
46          endcase
47      end
48      else seg = 7'b1111111;
49  end
50 endmodule

```

仿真代码:

```

1 module FIFO_sim(
2
3 );
4
5 reg clk_100M;
6 reg clk;
7 reg en_out;
8 reg en_in;
9 reg [3:0] in;
10 reg rst;
11 wire [3:0] out;
12 wire empty;
13 wire full;
14 wire [6:0] seg;
15 wire [7:0] an;
16 wire dot;
17
18 initial begin
19     clk_100M = 0;
20     forever #1 clk_100M = ~clk_100M;
21 end
22 initial begin
23     clk = 0;
24     forever #5 clk = ~clk;
25 end
26 initial begin
27     rst = 0;
28     #5 rst = 1;
29     #5 rst = 0;
30 end
31 initial begin
32     en_out = 0;
33     en_in = 0;
34     in = 4'b0001;
35     #10 en_in = 1;
36     #10 en_in = 1;
37     #10 en_in = 1;
38     #10 en_in = 1;
39     #10 en_in = 1;
40     #10 en_in = 1;
41     #10 en_in = 1;
42     #10 en_in = 1;
43     #10 en_in = 1;
44     #10 en_in = 0;
45     #10 en_out = 1;
46     #10 en_out = 1;
47     #10 en_out = 1;
48     #10 en_out = 1;
49     #10 en_out = 1;
50     #10 en_out = 1;
51     #10 en_out = 1;
52     #10 en_out = 1;
53 end
54 FIFO L(.clk_100M(clk_100M),.en_out(en_out),.en_in(en_in),.in(in),.
rst(rst),.clk(clk),.out(out),.empty(empty),.full(full),.seg(seg),.an(an),.dot(dot));
55 endmodule

```