


Lab5 多周期MIPS-CPU

PB17111623 范睿


逻辑设计

状态机




- 状态解释
 - S0:** Fetch,取指
 - S1:** Decode,译码
 - S2~S10:** Excute,执行
 - S11~S14:** Mem,访存
 - S15:** Write Back,写回

数据通路



核心代码

DDU 模块



- 端口：
 - cont: 1: CPU连续执行; 0: 单步执行
 - step: 单步执行脉冲
 - mem: 1: 查看存储器; 0: 查看寄存器
 - inc: 1: 查看地址+1; 0: 查看地址-1
- 功能：
 - 生成100HZ的时钟clk
 - 根据cont, step生成run信号, 输出到cpu实例中作为cpu的时钟

- 根据inc和dec生成mem_addr和reg_addr信号，进行存储器和寄存器的读取

CPU模块

- 端口：
 - clk
 - rst
 - mem_addr_ddu: 8位，读取的mem地址
 - reg_addr_ddu: 5位，读取的reg地址
 - reg_data_ddu: 32位，读到的reg数据（返回给DDU）
 - mem_data_ddu: 32位，读到的mem数据（返回给DDU）
 - PC: 32位，PC值（返回给DDU）
- 功能：
 - 给各个module之间连线

```

1  module cpu(
2      input clk,
3      input rst,
4      input [7:0] mem_addr_ddu,
5      input [4:0] reg_addr_ddu,
6
7      output [31:0] reg_data_ddu,
8      output [31:0] mem_data_ddu,
9      output [31:0] PC
10 );
11 wire [5:0] op;
12 wire [31:0] A;
13 wire [31:0] B;
14 wire [31:0] ALUresult;
15 wire [31:0] ALUout;
16 wire Zero;
17 wire [31:0] Jump_addr;
18 wire [31:0] Instruction;
19
20 wire
    PCWriteCond, PCWrite, lrd, MemRead, MemWrite, MemtoReg, IRWrite, ALUSrcA, RegWrite, RegDst, is
    bne;
21 wire [1:0] ALUSrcB, PCSource;
22 wire [2:0] ALUop;
23 //control unit生成各个信号（状态机代码也在里面）
24 control_unit cu(.clk(clk),
25     .rst(rst),
26     .op(op),
27
28     .PCWriteCond(PCWriteCond),
29     .PCWrite(PCWrite),
30     .lrd(lrd),
31     .MemRead(MemRead),
32     .MemWrite(MemWrite),
33     .MemtoReg(MemtoReg),
34     .IRWrite(IRWrite),

```

```

35     .PCSource(PCSource),
36     .ALUOp(ALUOp),
37     .ALUSrcB(ALUSrcB),
38     .ALUSrcA(ALUSrcA),
39     .RegWrite(RegWrite),
40     .RegDst(RegDst),
41     .isbne(isbne)
42 );
43
44     assign Jump_addr = {PC[31:28], Instruction[25:0], 2'b00};
45     wire [31:0] next_pc;
46     //计算PC的下一个值
47     next_PC next_pc_dut(
48         .PCSource(PCSource),
49         .ALUresult(ALUresult),
50         .ALUout(ALUout),
51         .Jump_addr(Jump_addr),
52
53         .next_pc(next_pc)
54     );
55     //给PC赋值
56     wire opisbne;
57     PC1 PC_dut(
58         .clk(clk),
59         .rst(rst),
60         .PCWrite(PCWrite),
61         .Zero(Zero),
62         .PCWriteCond(PCWriteCond),
63         .next_pc(next_pc),
64         .PC(PC),
65         .isbne(isbne)
66     );
67
68     wire [7:0] rw_addr;
69     wire [31:0] WriteData_mem;
70     assign WriteData_mem=B;
71
72     //计算读写memory的地址rw_addr
73     MEM mem_dut(
74         .MemRead(MemRead),
75         .MemWrite(MemWrite),
76         .lOrD(lOrD),
77         .PC(PC[7:0]),
78         .ALUout(ALUout[7:0]),
79
80         .rw_addr(rw_addr)
81     );
82
83     wire [31:0] MemData;
84     //ip核
85     //mem_addr-mem_data-DDU
86     //rd_addr-writedata_mem-memdata
87     dist_mem_gen_0 MEM_dut(

```

```

88     .a(rw_addr),
89     .d(writeData_mem),
90     .dpra(mem_addr_ddu),
91     .clk(clk),
92     .we(MemWrite),
93
94     .spo(MemData),
95     .dpo(mem_data_ddu)
96 );
97
98 wire [31:0] Memery_data_register;
99 wire [4:0] ReadRegAddr_1;
100 wire [4:0] ReadRegAddr_2;
101 wire [15:0] instant;
102 //写IR与Memory Data Register
103 IRnMDR IRnMDR_dut(
104     .clk(clk),
105     .rst(rst),
106     .MemData(MemData),
107     .IRWrite(IRWrite),
108
109     .op(op),
110     .Memery_data_register(Memery_data_register),
111     .Instruction(Instruction),
112     .ReadRegAddr_1(ReadRegAddr_1),
113     .ReadRegAddr_2(ReadRegAddr_2),
114     .instant(instant)
115 );
116
117 wire [31:0] WriteData_reg;
118 wire [4:0] Write_reg_dst;
119 wire [31:0] ReadReg_1;
120 wire [31:0] ReadReg_2;
121 //IR和RF之间的连线
122 con_IR_RF IR_RF_dut(
123     .MemtoReg(MemtoReg),
124     .RegDst(RegDst),
125     .Memery_data_register(Memery_data_register),
126     .ALUout(ALUout),
127     .instant(instant[15:11]),
128     .ReadRegAddr_2(ReadRegAddr_2),
129
130     .WriteData_reg(WriteData_reg),
131     .Write_reg_dst(Write_reg_dst)
132 );
133 //RF寄存器堆
134 RF RF_dut(
135     .ra0(ReadRegAddr_1), //直接从IR连过来
136     .ra1(ReadRegAddr_2),
137     .we(RegWrite),
138     .wa(Write_reg_dst),
139     .wd(WriteData_reg),
140     .clk(clk),


```

```

141         .rst(rst),
142         .ddu_out(reg_data_ddu),
143
144         .rd0(ReadReg_1),
145         .rd1(ReadReg_2),
146         .ddu_rd(reg_addr_ddu)
147     );
148 //写数据通路中的AB
149     RFout_AB AB_dut(.clk(clk),
150         .rst(rst),
151         .ReadReg_1(ReadReg_1),
152         .ReadReg_2(ReadReg_2),
153
154         .A(A),
155         .B(B)
156     );
157
158     wire [31:0]ALU_a;
159     wire [31:0]ALU_b;
160
161     wire [2:0]ALUoperation;
162     wire [2:0]flag;
163 //根据ALUop计算ALUoperation, 决定ALU做什么操作
164     ALU_control ALU_control_dut(
165         .ALUop(ALUop),
166         .func(instant[5:0]),
167
168         .ALUoperation(ALUoperation)
169     );
170 //计算ALU两操作数
171     ALU_Operands ALU_AnB_dut(
172         .instant(instant),
173         .PC(PC),
174         .A(A),
175         .B(B),
176         .ALUSrcA(ALUSrcA),
177         .ALUSrcB(ALUSrcB),
178
179         .ALU_a(ALU_a),
180         .ALU_b(ALU_b)
181     );
182 //调用ALU进行运算
183     ALU alu_dut(.a(ALU_a), .b(ALU_b), .s(ALUoperation), .y(ALUresult), .f(flag));
184     assign Zero = flag[0];
185 //ALU输出
186     ALU_out ALU_out_dut(
187         .clk(clk),
188         .rst(rst),
189         .ALUresult(ALUresult),
190
191         .ALUout(ALUout)
192     );
193

```

仿真



下载



此下载结果为运行结束之后mem中0x02地址中的值

实验总结

在本次试验中，我实现了一个mips指令集的cpu。其中遇到了很多bug。

- always敏感变量中若用到了多个信号，比如posedge inc or posedge rst，但在块中没有用到inc，会报错ambiguous clock。
- 写到后面发现ALU中没有nor操作
- 计算rw_addr时，需要当MemRead或MemWrite其一有效就对它赋值。我开始只令MemRead有效时对它赋值，sw就出了问题。
- 本来我没有将bne与beq分成两个状态，这样就使bne失效了，实际上bne是zero等于0的时候跳转，beq是zero等于1的时候跳转，两者还是有区别的
- ...

总之，本次实验中我愈发体会到把各个功能分到各个模块去做是多么重要。否则debug效率极低。

代码

DDU

```
1 module DDU(  
2     input clk_100M,
```



```

3   input rst,
4   input cont,
5   input step,
6   input mem,
7   input inc,
8   input dec,
9
10  output reg [15:0]led,
11  output [7:0]an,
12  output [6:0]seg
13 );
14 wire locked;
15 wire clk;//1hz
16 wire [31:0]pc;
17 wire [31:0]mem_data;
18 wire [31:0]reg_data;
19 wire [7:0]mem_addr;
20 wire [4:0]reg_addr;
21 wire [31:0]pc_temp = {2'b00,pc[31:2]};
22 reg [7:0]mem_addr_dec;
23 reg [7:0]mem_addr_inc;
24 reg [4:0]reg_addr_dec;
25 reg [4:0]reg_addr_inc;
26 reg run;
27 reg [31:0]cnt;
28
29 always@(posedge clk_100M or posedge rst)begin
30     if(rst) cnt<=32'b0;
31     else begin
32         if(cnt == (32'd1000000-32'd1))cnt<=0;
33         else cnt <= cnt + 1;
34     end
35 end
36
37 assign clk = (cnt<32'd500000) ? 0 : 1;
38
39 always@(*)begin//run
40     if(cont)begin
41         run = clk;
42     end
43     else run = step;
44 end
45 always@(posedge clk or posedge rst)begin//led
46     if(rst)begin
47         led <= {8'b0,pc[7:0]};
48     end
49     else begin
50         led <= mem ? {mem_addr,pc[7:0]} : {reg_addr,3'b0,pc[7:0]};
51     end
52 end
53
54 always@(posedge inc or posedge rst)begin//men_addr & reg_addr
55     if(rst)begin

```

```

56         mem_addr_inc<=0;
57         reg_addr_inc<=0;
58     end
59     else begin
60         mem_addr_inc <= mem_addr_inc+1;
61         reg_addr_inc <= reg_addr_inc+1;
62     end
63 end
64 always@(posedge dec or posedge rst)begin//men_addr & reg_addr
65     if(rst)begin
66         mem_addr_dec<=0;
67         reg_addr_dec<=0;
68     end
69     else begin
70         mem_addr_dec <= mem_addr_dec+1;
71         reg_addr_dec <= reg_addr_dec+1;
72     end
73 end
74
75 assign mem_addr = mem_addr_inc-mem_addr_dec;
76 assign reg_addr = reg_addr_inc-reg_addr_dec;
77
78 seg
seg_dut(.clk(clk),.rst(rst),.mem_data(mem_data),.reg_data(reg_data),.mem(mem),.an(an),
.seg(seg));
79 cpu
cpu_dut(.clk(run),.rst(rst),.mem_addr_ddu(mem_addr),.reg_addr_ddu(reg_addr),.reg_data_
ddu(reg_data),.mem_data_ddu(mem_data),.PC(pc));
80 endmodule
81

```

数码管显示模块

```

1  module seg(
2      input clk,
3      input rst,
4      input [31:0]mem_data,
5      input [31:0]reg_data,
6      input mem,
7
8      output reg [7:0]an,
9      output reg [6:0]seg
10 );
11
12     reg [2:0] count;    //即将显示的位
13     always@(posedge clk)
14     begin
15         count <= count + 1'b1;
16     end
17
18     always@(count)
19     begin

```

```

20     case(count)
21     0:begin
22         an = 8'b1111_1110;
23     end
24     1:begin
25         an = 8'b1111_1101;
26     end
27     2:begin
28         an = 8'b1111_1011;
29     end
30     3:begin
31         an = 8'b1111_0111;
32     end
33     4:begin
34         an = 8'b1110_1111;
35     end
36     5:begin
37         an = 8'b1101_1111;
38     end
39     6:begin
40         an = 8'b1011_1111;
41     end
42     7:begin
43         an = 8'b0111_1111;
44     end
45     default: an = 8'b0000_0000;
46     endcase
47 end
48
49 wire [31:0]display_data = mem ? mem_data : reg_data;
50 reg [3:0]seg_temp;
51
52 always@(*)begin
53     case(an)
54         8'b11111110:seg_temp=display_data[3:0];
55         8'b11111101:seg_temp=display_data[7:4];
56         8'b11111011:seg_temp=display_data[11:8];
57         8'b11110111:seg_temp=display_data[15:12];
58         8'b11101111:seg_temp=display_data[19:16];
59         8'b11011111:seg_temp=display_data[23:20];
60         8'b10111111:seg_temp=display_data[27:24];
61         8'b01111111:seg_temp=display_data[31:28];
62         default seg_temp = 4'd0;
63     endcase
64 end
65
66 always@(*)begin
67     case(seg_temp)
68         4'd0:seg = 7'b1000000;
69         4'd1:seg = 7'b1111001;
70         4'd2:seg = 7'b0100100;
71         4'd3:seg = 7'b0110000;
72         4'd4:seg = 7'b0011001;

```

```

73         4'd5:seg = 7'b0010010;
74         4'd6:seg = 7'b0000010;
75         4'd7:seg = 7'b1111000;
76         4'd8:seg = 7'b0000000;
77         4'd9:seg = 7'b0010000;
78         4'd10:seg = 7'b0001000;
79         4'd11:seg = 7'b0000011;
80         4'd12:seg = 7'b1000110;
81         4'd13:seg = 7'b0100001;
82         4'd14:seg = 7'b0000110;
83         4'd15:seg = 7'b0001110;
84         default:seg = 7'b0000000;
85     endcase
86 end
87 endmodule

```

Control Unit

```

1  module control_unit(
2      input clk,
3      input rst,
4      input [5:0]op,
5
6      output reg PCWriteCond,
7      output reg PCWrite,
8      output reg lrd,
9      output reg MemRead,
10     output reg MemWrite,
11     output reg MemtoReg,
12     output reg IRWrite,
13     output reg [1:0]PCSource,
14     output reg [2:0]ALUOp,
15     output reg [1:0]ALUSrcB,
16     output reg ALUSrcA,
17     output reg RegWrite,
18     output reg RegDst,
19     output reg isbne
20 );
21     parameter Rtype = 6'b000000;
22     parameter addi = 6'b001000;
23     parameter andi = 6'b001100;
24     parameter ori = 6'b001101;
25     parameter xori = 6'b001110;
26     parameter slti = 6'b001010;
27     parameter lw = 6'b100011;
28     parameter sw = 6'b101011;
29     parameter beq = 6'b000100;
30     parameter bne = 6'b000101;
31     parameter j = 6'b000010;
32
33     parameter S0 = 5'b0000;
34     parameter S1 = 5'b0001;

```

```

35     parameter S2 = 5'b0010;
36     parameter S3 = 5'b0011;
37     parameter S4 = 5'b0100;
38     parameter S5 = 5'b0101;
39     parameter S6 = 5'b0110;
40     parameter S7 = 5'b0111;
41     parameter S8 = 5'b1000;
42     parameter S9 = 5'b1001;
43     parameter S10 = 5'b1010;
44     parameter S11 = 5'b1011;
45     parameter S12 = 5'b1100;
46     parameter S13 = 5'b1101;
47     parameter S14 = 5'b1110;
48     parameter S15 = 5'b1111;
49     parameter S16 = 5'b10000;
50
51     reg [4:0] current_state;
52     reg [4:0] next_state;
53
54     always@(posedge clk or posedge rst) begin
55         if(rst) current_state <= S0;
56         else current_state <= next_state;
57     end
58
59     always@(*) begin // next_state
60         case(current_state)
61             S0: next_state = S1;
62             S1: begin
63                 if(op == lw || op == sw) next_state = S2;
64                 else if(op == addi) next_state = S3;
65                 else if(op == andi) next_state = S4;
66                 else if(op == ori) next_state = S5;
67                 else if(op == xori) next_state = S6;
68                 else if(op == slti) next_state = S7;
69                 else if(op == Rtype) next_state = S8;
70                 else if(op == beq) next_state = S9;
71                 else if(op == j) next_state = S10;
72                 else if(op == bne) next_state = S16;
73                 else next_state = S0;
74             end
75             S2: begin if(op == lw) next_state = S11; else next_state = S12; end
76             S3, S4, S5, S6, S7: next_state = S13;
77             S8: next_state = S14;
78             S9, S10, S12, S13, S14, S15, S16: next_state = S0;
79             S11: next_state = S15;
80         endcase
81     end
82
83     always@(op or current_state) begin // ALUop
84         case(current_state)
85             S0, S1, S2, S3: ALUop = 3'b000;
86             S4: ALUop = 3'b010; // Rtype
87             S5: ALUop = 3'b011; // bne/beq

```

```

88         S6:ALUop=3'b100;
89         S7:ALUop=3'b101;
90         S8:ALUop=3'b110;
91         S9,S16:ALUop=3'b001;
92         default:ALUop=3'b111;
93     endcase
94 end
95 always@(op or current_state)begin//ALUSrcA&ALUSrcB
96     case(current_state)
97         S0:begin ALUSrcA=0;ALUSrcB=2'b01;end
98         S1:begin ALUSrcA=0;ALUSrcB=2'b11;end
99         S2,S3,S4,S5,S6,S7:begin ALUSrcA=1;ALUSrcB=2'b10;end
100        S8,S9,S16:begin ALUSrcA=1;ALUSrcB=2'b00;end
101        default:begin ALUSrcA=0;ALUSrcB=2'b01;end
102    endcase
103 end
104 always@(current_state)begin//RegWrite&RegDst
105     case(current_state)
106         S13:begin RegWrite<=1;RegDst<=0;end
107         S14:begin RegWrite<=1;RegDst<=1;end
108         S15:begin RegWrite<=1;RegDst<=0;end
109         default:begin RegWrite<=0;RegDst<=0;end
110    endcase
111 end
112 always@(current_state)begin//PCSource&PCWriteCond
113     case(current_state)
114         S0:begin PCSource=2'b00;PCWriteCond=0;end
115         S9,S16:begin PCSource=2'b01;PCWriteCond=1;end
116         S10:begin PCSource=2'b10;PCWriteCond=0;end
117         default:begin PCSource=2'b00;PCWriteCond=0;end
118    endcase
119 end
120 always@(current_state)begin//PCWrite
121     case(current_state)
122         S0,S10:PCWrite=1;
123         default:PCWrite=0;
124    endcase
125 end
126 always@(current_state)begin//lorD
127     case(current_state)
128         S11,S12:lorD=1;
129         default:lorD=0;
130    endcase
131 end
132 always@(current_state)begin//MemRead
133     case(current_state)
134         S0,S11:MemRead=1;
135         default:MemRead=0;
136    endcase
137 end
138 always@(current_state)begin//MemRead
139     case(current_state)
140         S12:MemWrite=1;

```

```

141         default:MemWrite=0;
142     endcase
143 end
144 always@(current_state)begin//MemtoReg
145     case(current_state)
146         S15:MemtoReg=1;
147         default:MemtoReg=0;
148     endcase
149 end
150 always@(current_state)begin//IRWrite
151     case(current_state)
152         S0:IRWrite=1;
153         default:IRWrite=0;
154     endcase
155 end
156
157 always@(current_state)begin
158     case(current_state)
159         S16:isbne=1;
160         default:isbne=0;
161     endcase
162 end
163
164 endmodule

```

计算下一个PC值

```

1  module next_PC(
2      input [1:0]PCSource,
3      input [31:0]ALUresult,
4      input [31:0]ALUout,
5      input [31:0]Jump_addr,
6      output reg [31:0]next_pc
7  );
8      always@(*)begin
9          case(PCSource)
10             0:next_pc=ALUresult;
11             1:next_pc=ALUout;
12             2:next_pc=Jump_addr;
13         endcase
14     end
15 endmodule

```

更新PC

```

1  module PC1(
2      input clk,
3      input rst,
4      input PCWrite,
5      input Zero,
6      input PCWriteCond,

```

```

7   input [31:0]next_pc,
8   input isbne,
9   output reg [31:0]PC
10  );
11  wire isbne_cond = (~Zero && PCWriteCond);
12  wire notbne_cond = (Zero && PCWriteCond);
13  always@(posedge clk or posedge rst)begin
14      if(rst)PC<=0;
15      else begin
16          if(PCWrite) PC = next_pc;
17          else begin
18              if((isbne&&isbne_cond)||(~isbne && notbne_cond)) PC = next_pc;
19          end
20      end
21  end
22
23  endmodule

```

计算读写Memory的地址rw_addr

```

1  module MEM(
2      input MemRead,
3      input MemWrite,
4      input lOrD,
5      input [7:0]PC,
6      input [7:0]ALUout,
7      output [7:0]rw_addr
8  );
9
10     assign rw_addr = (MemRead || MemWrite) ? (lOrD ? {2'b0,ALUout[7:2]} :
11     {2'b0,PC[7:2]}) : 8'b0;
12
13 endmodule

```

写IR和MDR

```

1  module IRnMDR(
2      input clk,
3      input rst,
4      input [31:0]MemData,
5      input IRWrite,
6      output reg [31:0]Memery_data_register,
7      output reg [31:0]Instruction,
8      output [5:0]op,
9      output [4:0] ReadRegAddr_1,
10     output [4:0] ReadRegAddr_2,
11     output [15:0]instant
12 );
13
14     always@(posedge clk or posedge rst)begin
15         if(rst)Memery_data_register<=0;

```



```

16         else Memery_data_register<=MemData;
17     end
18
19     always@(posedge clk or posedge rst)begin
20         if(rst) Instruction=0;
21         else if(IRWrite) Instruction=MemData;
22     end
23
24     assign op = Instruction[31:26];
25     assign ReadRegAddr_1 = Instruction[25:21];
26     assign ReadRegAddr_2 = Instruction[20:16];
27     assign instant = Instruction[15:0];
28
29 endmodule

```

IR和RF的连线

```

1  module con_IR_RF(
2      input MemtoReg,
3      input RegDst,
4      input [31:0]Memery_data_register,
5      input [31:0]ALUout,
6      input [4:0]instant,
7      input [4:0]ReadRegAddr_2,
8
9      output [31:0]WriteData_reg,
10     output [4:0]Write_reg_dst
11 );
12
13     assign WriteData_reg = MemtoReg ? Memery_data_register : ALUout;
14     assign Write_reg_dst = RegDst ? instant : ReadRegAddr_2;
15
16 endmodule

```

RF

```

1  module RF #(parameter reg_num=5,width=32) (
2      input [reg_num-1:0] ra0,//读的地址
3      input [reg_num-1:0] ra1,//读的地址
4      input [reg_num-1:0] wa,//写的地址
5      input [width-1:0] wd,//写的数据
6      input we,
7      input clk,
8      input [reg_num-1:0] ddu_rd,
9      input rst,
10     output [width-1:0] ddu_out,
11     output [width-1:0] rd0,//被读的数据
12     output [width-1:0] rd1//被读的数据
13 );
14     reg [reg_num:0] RF [0:width-1];
15     always@(posedge clk or posedge rst)

```

```

16     begin
17         if(rst)
18             begin
19                 RF[0]<=0;RF[1] <=0;RF[2] <=0;RF[3] <=0;
20                 RF[4] <=0;RF[5] <=0;RF[6] <=0;RF[7] <=0;
21                 RF[8] <=0;RF[9] <=0;RF[10] <=0;RF[11] <=0;
22                 RF[12] <=0;RF[13] <=0;RF[14] <=0;RF[15] <=0;
23                 RF[16] <=0;RF[17] <=0;RF[18] <=0;RF[19] <=0;
24                 RF[20] <=0;RF[21] <=0;RF[22] <=0;RF[23] <=0;
25                 RF[24] <=0;RF[25] <=0;RF[26] <=0;RF[27] <=0;
26                 RF[28] <=0;RF[29] <=0;RF[30] <=0;RF[31] <=0;
27             end
28         else if(we)
29             RF[wa] <= wd;
30     end
31
32     assign rd0=RF[ra0];
33     assign rd1=RF[ra1];
34     assign ddu_out=RF[ddu_rd];
35
36 endmodule

```

写AB寄存器

```

1  module RFout_AB(
2      input clk,
3      input rst,
4      input [31:0]ReadReg_1,
5      input [31:0]ReadReg_2,
6      output reg [31:0]A,
7      output reg [31:0]B
8  );
9      always@(posedge clk or posedge rst)begin
10         if(rst)begin A<=0;B<=0;end
11         else begin
12             A<=ReadReg_1;
13             B<=ReadReg_2;
14         end
15     end
16 endmodule

```

ALU control

```

1  module ALU_control(
2      input [2:0]ALUop,
3      input [5:0]func,
4      output reg [2:0]ALUoperation
5  );
6
7      always@(*)begin
8          case(ALUop)

```

```

9      3'b000,3'b001,3'b010,3'b011,3'b100,3'b101:ALUoperation=ALUop;//+,-,and,or,xor,slt
10      3'b110:begin
11          case(func)
12              6'b100000:ALUoperation=3'b000;//+
13              6'b100010:ALUoperation=3'b001;//-
14              6'b100100:ALUoperation=3'b010;//and
15              6'b100101:ALUoperation=3'b011;//or
16              6'b100110:ALUoperation=3'b100;//xor
17              6'b101010:ALUoperation=3'b101;//slt
18              6'b100111:ALUoperation=3'b110;//nor
19          default;;
20      endcase
21  end
22  3'b111;;
23  endcase
24  end
25
26  endmodule

```

ALU操作数

```

1  module ALU_operands(
2      input [15:0] instant,
3      input [31:0] PC,
4      input [31:0] A,
5      input [31:0] B,
6      input ALUSrcA,
7      input [1:0] ALUSrcB,
8      output reg [31:0] ALU_a,
9      output reg [31:0] ALU_b
10 );
11
12     wire [31:0] sign_extend = instant[15] ? {16'b1111111111111111, instant} : {16'b0,
instant};
13     wire [31:0] left_shift = {sign_extend[29:0], 2'b00};
14
15     always@(*)begin
16         case(ALUSrcA)
17             0:ALU_a=PC;
18             1:ALU_a=A;
19         endcase
20         case(ALUSrcB)
21             0:ALU_b=B;
22             1:ALU_b=32'd4;
23             2:ALU_b=sign_extend;
24             3:ALU_b=left_shift;
25         endcase
26     end
27
28 endmodule

```

ALU

```
1 module ALU(  
2     input [31:0]a,  
3     input [31:0]b,  
4     input [2:0]s,  
5     output reg [31:0]y,  
6     output reg [2:0]f//[进位/借位, 溢出, 零标志]  
7 );  
8 initial begin  
9     f = 3'b000;  
10 end  
11 reg [32:0]y1;  
12 reg [31:0]_y;  
13 reg [31:0]b1;  
14 reg c;  
15 always@(*)begin  
16     f = 3'b000;  
17     case(s)  
18         3'b000://add  
19         begin  
20             y1 = a + b;  
21             //判断进位  
22             {f[2], y} = y1;  
23             //判断溢出  
24             if(a[31]==0 && b[31]==0)begin //ab均正  
25                 if(y[31]==1) f[1] = 1;//溢出  
26                 else f[1] = 0;  
27             end  
28             else if(a[31]==1 && b[31]==1) //ab均负  
29                 if(y[31]==0) f[1] = 1;  
30                 else f[1]=0;  
31             end  
32         3'b001://sub  
33         begin  
34             b1 = ~b + 1;//b1=-b  
35             y1 = a + ~b + 6'b000001;  
36             {f[2], y} = y1;//判断借位  
37             //判断溢出  
38             if(a[31]==0 && b1[31]==0)begin //a,-b均正  
39                 if(y[31]==1) f[1] = 1;//溢出  
40                 else f[1] = 0;  
41             end  
42             else if(a[31]==1 && b1[31]==1) //a,-b均负  
43                 if(y[31]==0) f[1] = 1;  
44                 else f[1]=0;  
45             //由于100000求反+1后仍为100000, 因此单独考虑  
46             if(b==32'b10000000000000000000000000000000)begin  
47                 if(a[31]==0) f[1]=1;  
48                 else f[1]=0;  
49             end  
50         end  
51         3'b010://and
```

```

52         begin
53             y <= a&b;
54         end
55     3'b011://or
56     begin
57         y <= a|b;
58     end
59     /* 4'b0101://not
60     begin
61         y <= ~a;
62     end*/
63     3'b100://xor
64     begin
65         y <= a^b;
66     end
67     3'b110://nor
68     begin
69         y <= ~(a|b);
70     end
71     3'b101://slt
72     begin
73         if(a<b)y<=1;
74         else y<=0;
75     end
76     default;;
77 endcase
78 f[0] = (&(~y)); //zero flag
79 end
80 endmodule

```

ALU输出

```

1  module ALU_out(
2      inout clk,
3      input rst,
4      input [31:0]ALUresult,
5      output reg [31:0]ALUout
6  );
7
8      always@(posedge clk or posedge rst)begin
9          if(rst)ALUout<=0;
10         else ALUout<=ALUresult;
11     end
12
13 endmodule

```