# Vivado Design Suite User Guide

# Power Analysis and Optimization

UG907 (v2014.1) April 2, 2014





## **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
04/02/2014	2014.1	Revisions to manual for Vivado Design Suite 2014.1 release:
		In Power Terminology, page 4, modified definitions of device static power, signal rate, toggle rate, and static probability to clarify how these terms are used in the Xilinx power tools.
		Removed all references to VCD simulation results netlist files. since the read_vcd command is deprecated in the 2014.1 release.
		Updated figures to display 2014.1 versions of the Xilinx power tools.
		Added Tcl command line examples for these commands:
		• report_operating_conditions
		• set_operating_conditions
		• reset_operating_conditions
		• report_switching_activity
		• set_switching_activity
		• reset_switching activity
		• read_saif
		• create_clock
		• create_generated_clock
		• set_input_delay
		In Block RAM WRITE_MODE Power Optimizations, page 63, added information about the Block RAM WRITE_MODE power optimizations performed for 7 series and UltraScale™ devices.
		Added section describing Block RAM Cascade Optimizations, page 63.
		In Use Device Resources More Efficiently, page 77, added information about how to power down a device's XADC to save power.
		Described change in the way clocks are associated with elements in the design.
		Added information about the toggle rate feature in Xilinx Power Estimator (XPE), the Vivado IDE, and Tcl commands.



## **Table of Contents**

Revision History	2
Chapter 1: Power in FPGAs	
Introduction	. 4
Power Terminology	. 4
FPGA Power Supplies	. 8
FPGA Power and the Overall Design Process	. 9
Xilinx Power Estimation, Analysis, and Optimization Tools	11
Chapter 2: Estimating Power - Initial Evaluation Stage	
Introduction	15
Seven Steps to an Accurate Worst-Case Power Estimation Using Xilinx Power Estimator	15
Chapter 3: Estimating Power - Vivado Design Flow Stage	
Introduction	28
Power Estimation Expectations	28
Estimating Power in the Vivado IDE	28
Chapter 4: Power Analysis and Optimization in the Vivado Design Suite	
Introduction	41
Power Analysis in the Vivado IDE	41
Power Optimization Feature	62
Chapter 5: Tips and Techniques for Power Reduction	
Introduction	74
System Level Power Reduction	74
Design Level Power Reduction	76
Appendix A: Additional Resources and Legal Notices	
Xilinx Resources	83
Solution Centers	83
References	83
Please Read: Important Legal Notices	84



## Power in FPGAs

## Introduction

This chapter provides the terminology used in describing power when implementing an FPGA on a board. It also puts the FPGA development in the greater context of the system being designed and provides a high level description of what to expect at each stage of the design flow. The chapter then describes the Xilinx<sup>®</sup> tools used for power estimation, analysis, and optimization.



**VIDEO:** The <u>Vivado Design Suite QuickTake Video Tutorial: Power Estimation and Analysis Using Vivado</u> shows how Vivado can help you to estimate power consumption in your design and reviews best practices for getting the most accurate estimation.



**VIDEO:** The <u>Vivado Design Suite QuickTake Video Tutorial: Power Optimization Using Vivado</u> describes the factors that affect power consumption in an FPGA and how Vivado helps to minimize power consumption in your design, and looks at some advanced control and best practices for getting the most out of Vivado power optimization.

## **Power Terminology**

The following terminology is used in this guide.

#### **Device Static Power**

Device static power is the power from transistor leakage on all connected voltage rails and the circuits required for the FPGA to operate normally, post configuration. This is normally measured by programing a blank bitstream into the device. Device static power is a function of process, voltage, and temperature. This represents the steady state, intrinsic leakage in the device.



## **Design Power**

Design power is the power of the user design, due to the input data pattern and the design internal activity. This power is instantaneous and varies at each clock cycle. It depends on voltage levels and logic and routing resources used. This also includes static current from I/O terminations, clock managers, and other circuits that need power when used. It does not include power supplied to off-chip devices.

## **Total On-Chip Power**

Total on-chip power is the power consumed internally within the FPGA, equal to the sum of device static power and design power. It is also known as thermal power.

## **Off-Chip Power**

Off-chip power is the current that flows from the supply source through the FPGA power pins then out of the I/Os and dissipated in external board components. The currents supplied by the FPGA are generally consumed in off-chip components such as I/O terminations, LEDs, or the I/O buffers of other chips, and therefore do not raise the device junction temperature.

#### **Power-On Current**

Power-on current is transient current that occurs when power is first applied to the FPGA. This current varies for each voltage supply and depends on the FPGA construction as well as the ability of the power supply source to ramp up to the nominal voltage. This current also depends on the device's operating conditions, such as temperature and sequencing between the different supplies. Power-on current is generally lower than operating current due to architectural enhancements as well as adherence to proper power-on sequencing.

## Junction Temperature (°C)

Junction temperature is the temperature of the device in operation. Typically when selecting the device, you choose a temperature grade. This grade defines a temperature range in which Xilinx<sup>®</sup> guarantees that the device will operate as specified. If your operating conditions are above the Grade Maximum, but remain below the Absolute Maximum temperature, then the device operation is no longer guaranteed. Exceeding the Absolute Maximum operating conditions may damage the device.

Junction Temperature = Ambient Temperature + Thermal Power \* Effective Thermal Resistance to Air





## **Ambient Temperature (°C)**

Ambient temperature is the temperature of the air immediately surrounding the device under the expected system operating conditions.

## Effective Thermal Resistance to Air ( $\Theta$ JA ( $^{\circ}$ C/W))

Effective thermal resistance to air is also known as Theta-JA, and T<sub>JA</sub>. This coefficient defines how power is dissipated from the FPGA silicon to the environment (device junction to ambient air). It includes contributions from all elements, from the silicon chip dimensions to the surrounding air, plus any material in between, such as the package, the PCB, any heat sink, and airflow. Typically this combines thermal resistance and interdependencies from the two main paths by which the generated heat can escape onto the environment:

- Upward from the die to the air (junction to air or  $\Theta JA$ ),
- Downward from the die through the board and into the air (junction to board or  $\Theta JB$ ).

#### **Device Characterization**

#### **Advance**

Devices with the Advance designation have data models primarily based on simulation results or measurements from early production device lots. This data is typically available within a year of product launch. The Power model data with this designation is considered relatively stable and conservative, although some under or over-reporting may occur. Advance data accuracy is considered lower than the Preliminary and Production data.

### **Preliminary**

Devices with the Preliminary designation are based on complete early production silicon. Almost all the blocks in the device fabric are characterized. The probability of accurate power reporting is improved compared to Advance data.

#### **Production**

Devices with the Production designation are released after enough production silicon of a particular device family member has been characterized to provide full power correlation over numerous production lots. Device models with this characterization data are not expected to evolve further.



## **Signal Rate**

Signal rate is the number of times an element changes state (high-to-low and low-to-high) per second. Xilinx tools express this as millions of transitions per seconds (Mtr/s). For example, if a signal changes at every four clock cycle with respect to a 100MHz (10ns) Clock, then the Signal Rate is: 1/(4\*10ns) = 25 Mtr/s.

### **Toggle Rate**

Toggle rate (%) is the rate at which the output of a synchronous logic element switches compared to a given clock input. It is modeled as a percentage between 0 - 200%. A toggle rate of 100% means that on average the output toggles once during every clock cycle. A toggle rate of 200% implies that the output toggles twice during every clock cycle, changing on both rising and falling clock edges, and making the effective output signal frequency equal to the clock frequency. For example, If a signal changes at every four clock cycles with respect to a Clock of any frequency, then the Toggle Rate is: (1/4)\*100 = 25%.

For asynchronous elements such as nets and logic that are not synchronized with a clock, the toggle rate cannot be computed. The Vivado® power tools expect the use of Signal Rate for these kinds of elements.

For example: By default the primary inputs of the design are not associated with a specific clock. Use the set\_input\_delay constraint to associate the primary inputs. If not, the power tools compute the toggle rate with respect to the capturing clock.

## Static Probability

Static probability defines the percentage of the analysis duration during which the considered element is driven at a high logic level. Static probability is also referred to as percentage high. For example, if a signal is at Logic 1 for 40ns in a duration of 100ns, the static probability = 40/100 = 0.4.



## **FPGA Power Supplies**

Multiple power supplies are required to power an FPGA. The separate sources provide the required power for the different FPGA resources. This allows different resources to work at different voltage levels for increased performance or signal strength while preserving a high immunity to noise and parasitic effects.

For logic resources typically available in Xilinx FPGAs, Table 1-1 shows the voltage source that typically powers them. This table is only as a guideline, because these details may vary across Xilinx device families.

Table 1-1: FPGA Resources and the Power Supply that Typically Powers Them

<b>Power Supply</b>	Resources Powered
V <sub>CCINT</sub>	All CLB resources
	All routing resources
V <sub>CCBRAM</sub> (3)	Entire clock tree, including all clock buffers
	Block RAM/FIFO
	DSP slices
	All input buffers
	Logic elements in the IOB (ILOGIC/OLOGIC)
	ISERDES/OSERDES
	• PowerPC™ processor <sup>(1)</sup>
	Tri-Mode Ethernet MAC <sup>(1)</sup>
	• Clock Managers (MMCM, PLL, etc.) <sup>(1)</sup>
	PCIE and PCS portion of MGTs
<b>V</b> <sub>CCO</sub> <sup>(2)</sup>	All output buffers
	Some input buffers
	Input termination
	Reference resistors to DCI
V <sub>CCAUX</sub>	Clock Managers (MMCM, PLL, etc.) <sup>(1)</sup>
	IODELAY/IDELAYCTRL
$V_{CCAUX\_IO}^{(4)}$	All output buffers
	Differential Input buffers
	• V <sub>REF</sub> -based, single-ended I/O standards, e.g., HSTL18_I
	• Phaser <sup>(1)</sup>
V <sub>MGTAVCC</sub>	PMA circuits of transceivers
V <sub>MGTAVTT</sub>	
V	
V <sub>MGTVCCAUX</sub>	



Table 1-1: FPGA Resources and the Power Supply that Typically Powers Them (Cont'd)

V <sub>CCPINT</sub>	• Zynq®-7000 AP SoC:
V <sub>CCPAUX</sub>	<ul><li>Processor</li><li>Memory</li></ul>
V <sub>CCPLL</sub>	<ul><li>I/O</li><li>Peripherals</li></ul>
V <sub>CCO_DDR</sub>	AXI Interfaces
V <sub>CCO_MIO*</sub>	

#### **Notes:**

- 1. These resources are available only in certain device families. Refer to the appropriate data sheets and user guides for more information.
- 2. V<sub>CCO</sub> in bank 0 (V<sub>CCO\_0</sub> or V<sub>CCO\_CONFIG</sub>) powers all I/Os in bank 0 as well as the configuration circuitry. See the applicable *Configuration User Guide*.
- 3. Xilinx 7 series Block RAM/FIFO only.
- 4. Xilinx 7 series High Performance (HP) I/O banks only.

## **FPGA Power and the Overall Design Process**

From project conception to completion there are many different factors to consider that influence power. Omitting for a moment all other constraints (functionality, performance, cost, and time to market), power related tasks can be sorted into two separate classes.

#### Physical domain

Enclosure, board shape, power supply and power distribution network (PDN), thermal power dissipation system.


#### · Functional domain

Area, performance, I/O interfaces signal integrity.

The next chapters demonstrate the interdependencies between these two classes. These classes differ in that the physical domain involves hardware decisions, while the functional domain mostly involves the FPGA logic design. Typically, hardware selection and sizing occurs very early in the design flow to allow time to build prototype boards. The effect of FPGA functionality on power consumption can be estimated early on, then refined as more and more of the design logic is completed. Figure 1-1 illustrates a typical system design process, and highlights power-related decision points. The figure demonstrates that, at the time you select your device and associated cooling parts, the FPGA logic is not yet available. Therefore a careful methodology to estimate the FPGA logic power requirements is needed. Methodologies are discussed in:

- Chapter 2, Estimating Power Initial Evaluation Stage
- Chapter 3, Estimating Power Vivado Design Flow Stage





X12129

Figure 1-1: Power in the FPGA Design Process

The following chapters provide methodologies to analyze and reduce power consumption throughout the design process.



## Xilinx Power Estimation, Analysis, and Optimization Tools

Xilinx provides a suite of tools and documentation to help you evaluate the thermal and power supply requirements of your FPGA throughout the design cycle. Figure 1-2 shows the tools available at each stage of the FPGA design cycle. Some of the tools are standalone while others are integrated into the implementation software, to align with the environment and information available to you at each stage of the design process. All tools have communication channels so you can exchange information back and forth to be most efficient with your analysis.




Figure 1-2: Vivado Power Estimation and Analysis Tools in the FPGA Design Process

## Xilinx Power Estimator (XPE)

The Xilinx Power Estimator (XPE) spreadsheet is a power estimation tool typically used in the pre-design and pre-implementation phases of a project. XPE assists with architecture evaluation and device selection and helps in selecting the appropriate power supply and thermal management components that may be required for your application. The XPE interface (Figure 1-3) lets you specify design resource usage, activity rates, I/O loading, and many other factors which XPE then combines with the device models to calculate the estimated power distribution.

XPE is also commonly used later in the design cycle during implementation and power closure to, for example, evaluate power implications of engineering change orders (ECO). For large designs implemented by multiple teams, the project leader can use XPE to import utilization and activity for each team's module, then monitor the total power and reallocate the power budget to ensure constraints are met.

XPE spreadsheets can be obtained from Power Efficiency web page on the Xilinx® web site at http://www.xilinx.com/power.






Figure 1-3: Xilinx Power Estimator Spreadsheet



### **Vivado Power Analysis**

The Vivado power analysis feature performs power estimation through all stages of the flow: after synthesis, after placement, and after routing. It is most accurate post-route since it can read from the implemented design database the exact logic and routing resources used. Figure 1-4 presents the Summary power report and the different views of your design that you can navigate: by clock domain, by type of resource, and by design hierarchy. Within the Vivado Integrated Design Environment (IDE) you can adjust environment settings and design activity so you can evaluate how to reduce your design supply and thermal power consumption. You can also cross-probe into the design from the power report, which aids in identifying and evaluating high power consuming hierarchy/resources used in the design.

Vivado Design Suite architecture support is described in the *Vivado Design Suite User Guide:* Release Notes, Installation, and Licensing (UG973) [Ref 1].




Figure 1-4: Vivado Power Analysis



### **Vivado Power Optimization**

The Vivado design tools offer a variety of power optimizations to minimize dynamic power consumption by up to 30% in your design. These optimizations use ASIC style clock gating techniques to minimize activity on portions of the design that do not contribute to the design output or those that do not require design state update for that clock cycle. The power optimizations can be applied on the entire design or on selected portions of the design.

In Vivado, you can perform power optimization using the Vivado IDE or using Tcl commands.




Figure 1-5: Power Optimization Report in Vivado



# Estimating Power - Initial Evaluation Stage

## Introduction

This chapter describes a methodology to evaluate your design's power consumption during the initial evaluation stage of the design cycle. You will work in Xilinx Power Estimator during this stage of the design cycle.

If you have already completed the initial evaluation stage, go to the next chapter, which describes a methodology to evaluate your design's power consumption in the later stage of the design cycle. At this stage, you will use the Vivado<sup>®</sup> Design Suite, which automates and simplifies power estimation.

## Seven Steps to an Accurate Worst-Case Power Estimation Using Xilinx Power Estimator

## **Power Budgeting**

At this stage you have determined that an FPGA is the most effective technology for your application. Now you need to define which vendor, family, and package can best fit your functionality, performance, cost, and power budgets. In terms of power, you must estimate the total device power requirements even before any logic is developed. Understanding the total power requirements will help you define your power delivery and cooling system specifications.

Questions that you will typically ask yourself are:

- How many voltage supplies are needed?
- How much power will each voltage supply draw?
- How much of the absorbed energy will generate heat?



Xilinx Power Estimator can answer these questions. It helps you develop in parallel the FPGA logic and the Printed Circuit Board on which the device will be soldered. This exercise will also help you understand the margin you can expect to have and therefore gain confidence that your system will work within budget once implemented. Figure 2-1 shows the Xilinx Power Estimator interface.



Figure 2-1: Xilinx Power Estimator (XPE) Presentation of Power Information



## **Estimating Power in Xilinx Power Estimator (XPE)**

In any FPGA design, you must properly set power and cooling specifications in order to create a functioning and reliable system. In most cases, these thermal and power specifications must be set before PCB design. Because of the flexibility of FPGAs, often the FPGA design is not completed (or sometimes even started) before system design or PCB fabrication. This creates a challenge for FPGA designers, since thermal and power characteristics can vary dramatically depending on the bitstream (design), clocking, and data flow in the device.

Underdesigning the power or thermal system can make the FPGA operate out of specification. This can result in the FPGA not operating at the expected performance and can have other more serious consequences. Overdesigning the power system is generally less serious, but is still not desirable since it can add unnecessary cost and complexity to the overall FPGA design. The task of power estimation is not a trivial one before completing the design.

These steps are primarily focused on power analysis. There are several techniques for power optimization that can be explored and applied during the analysis and can result in significant power savings. These techniques are discussed in the next chapter.

#### Step 1: Obtain the latest version of Xilinx Power Estimator for the selected target device.

It is important to make sure you are using the latest version of the Xilinx Power Estimator (XPE) tool because power information is updated periodically to reflect the latest power modeling and characterization data. The latest version of XPE can be obtained from the Xilinx® web site at <a href="http://www.xilinx.com/power">http://www.xilinx.com/power</a>. Check this web site occasionally during the design process to determine whether a new version has become available. If a new version is available, you can import the data from a previous version into the updated version using the Import File button on the updated version's Summary sheet. Keeping the Xilinx Power Estimator up to date ensures that the most current power information will be used in the power analysis at all times during the design cycle.

#### Step 2: Complete the Device information on the Summary sheet.

Make sure that each field in the **Device** section of the Summary sheet is properly set since each can have a significant effect on the end power calculation, particularly in static and clocking power (Figure 2-2).






Figure 2-2: Device Information - Summary Sheet

Enter the following information in the **Device** section:

- **Family** and **Device**: An improperly set Family or Device can lead to incorrect device and design power estimations, such as the design power reported for clocks. It will also result in improperly reported available device resources.
- **Package**: The package selection can affect the device's heat dissipation and thus affect the resulting junction temperature. An incorrect junction temperature can result in an incorrect device static power calculation.
- **Speed Grade** (if available): Choose the speed grade most appropriate to the design needs. Some FPGA families may have different power specifications for different speed grades.
- **Temp Grade**: Select the appropriate grade for the device (typically Commercial or Industrial). Some devices may have different device static power specifications depending on this setting. Setting this properly allows for the proper display of junction temperature limits for the chosen device.



- **Process**: For the purposes of a worst-case analysis, the recommended process setting is Maximum. The default setting of Typical gives a closer picture to what would be measured statistically, but changing the setting to Maximum modifies the power specification to worst-case values.
- Voltage ID Used: The Voltage ID (VID) voltage is the minimum possible V<sub>CCINT</sub> voltage at which the FPGA can run and still meet its performance specifications. This voltage is tested when the FPGA is manufactured and the value is programmed into the DNA (device identifier) eFUSE register on the FPGA. Activating the VID feature in your design to operate the FPGA at this VID voltage can result in a significant static power savings over operating the FPGA at its nominal voltage.

**Note:** This option applies to Virtex®-7, -1 speed grade, Commercial Temp grade, and Maximum Process FPGAs only.

#### Step 3: Complete the Environment information on the Summary sheet.

Set the proper environment conditions in the **Environment** section of the Summary sheet (Figure 2-3).




Figure 2-3: Environment Information - Summary Sheet



Enter the following information in the **Environment** section:

- Ambient Temp (°C): Specify the maximum possible temperature expected inside the
  enclosure that will house the FPGA design. This, along with airflow and other thermal
  dissipation paths (for example, the heatsink), will allow an accurate calculation of
  Junction Temperature. This in turn will allow a more accurate calculation of device static
  power.
- **Airflow (LFM)**: The airflow across the chip is measured in Linear Feet per Minute (LFM). LFM can be calculated from the fan output in CFM (Cubic Feet per Minute) divided by the cross sectional area through which the air passes. Specific placement of the FPGA or the fan (or both) may impact the effective air movement across the FPGA and thus the thermal dissipation. The default for this parameter is 250 LFM. If you plan to operate the FPGA without active air flow (still air operation), then change the 250 LFM default to 0 LFM.
- **Heat Sink (if available)**: If a heatsink is used and more detailed thermal dissipation information is not available, choose an appropriate profile for the type of heatsink used. This, along with other entered parameters, will be used to help calculate an effective ΘJB, resulting in a more accurate junction temperature and quiescent power calculation. Some types of sockets may act as heatsinks, depending on the design and construction of the socket.
- **Board Selection** and **# of Board Layers**: Selecting an approximate size and stack of the board will help calculate the effective  $\Theta$ JB by taking into account the thermal conductivity of the board itself.
- **OJB**: If more accurate thermal modeling of the board and system is available, use **OJB** (printed circuit board thermal resistance) to specify the amount of heat dissipation expected from the FPGA.

The more accurately custom  $\Theta JB$  can be specified, the more accurate the estimated junction temperature will be, thus affecting device static power calculations.



**IMPORTANT:** In order to specify a custom  $\Theta JB$ , the **Board Selection** must be set to Custom. If you do specify a custom  $\Theta JB$ , you must also specify a **Board Temperature** for an accurate power calculation.

#### Step 4: Set worst-case power supply voltages for all supplies.

By default, each voltage rail for a particular device is set to its nominal value. In order to get an accurate power estimation, you must specify the worst-case or highest voltage value seen at the FPGA device. This can be generally calculated using the nominal output value and tolerances from the supplies and regulators to each rail. If any significant IR (voltage) drop is seen, particularly with supplies that are unregulated, the voltage drop should be accounted for in the maximum voltage calculation.

If you are not using some of the  $V_{CCO}$  or MGT voltage sources, leave the default values in the rows for those voltage sources (Figure 2-4).






Figure 2-4: Power Supply Voltage Source Information - Summary Sheet

#### Step 5: Enter clock and resource information.

If the design has already been run through the Vivado tools, or if a previous revision of the design has been run and that revision can be used as a good starting point for the analysis, you can import the XPower Export File (.xpe) from the design into XPE to help fill out the resource information. To do this, use the **Import File** button located on the Summary sheet of XPE. Even if you do read in a Vivado XPE import file, check to be sure that the data is correct and relevant. Importing this information is a good starting step for entering the information, but it is not necessarily a complete solution. For each of the resource tabs, examine and if necessary fill out the expected resources to be used in the design.

**Note:** In XPE, the power number cells are configured to display values with three decimal places (for example, 0.000). The rounding of numbers with three precision is based on Microsoft Excel behavior. Values less than 1mW are displayed as 0.000W. You can copy a cell and paste it into the User sheet to see the actual value with precision adjusted.



#### Clock Tree Power

In the Clock sheet, enter each clock, the expected **Frequency**, and the expected clocking resource it will use (see Figure 2-5). If you are not certain which clocking resource will be used, keep the default selection for **Type** as Global clock. At this point, don't worry about **Fanout** will be taken care of in Step 6. Leave the **Clock Buffer Enable** and **Slice Clock Enable** set at the system defaults of 100% and 50% respectively.




Figure 2-5: Clock Sheet

#### Logic Power

In the Logic sheet, enter an estimate for the number of Slice resources (see Figure 2-6). The **LUTs** column should represent the number of LUTs used for arithmetic or logic, Shift Registers are the number of LUTs configured as SRLs (Shift Register LUTs), and SelectRAMs are the number of LUTs configured as memory. **Registers** are the number of registers or latches configured in the design. Use the different rows to separate different logic functions and characteristics (for example, clock speed and toggle rate).




Figure 2-6: Logic Sheet



In the early stages of the FPGA design, it can be difficult to get accurate numbers for such resources, so a good suggestion is to work with large round numbers early (when the end resource count isn't well known), and as the design progresses to update the values to better represent the final representation.



**TIP:** When entering the clock frequency information, use Excel's capabilities to relate that cell to the cell populated in the Clock Tree Power tab. To do this, select the desired Clock (MHz) cell in the logic view, type =, and select the cell in the Clock sheet corresponding to the clock source for that logic. This should populate that cell with the value in the Clock sheet. The primary benefit of this methodology is that if the clock frequency would ever need to be changed, either by a specification change or by exploring power trade-offs vs. frequency, the value would only need to be updated in one place and can be reflected throughout the analysis. This methodology can also reduce the chance of errors and inconsistencies during the data entry.

#### I/O Power

It is important to fill out the I/O sheet of XPE properly to get an accurate overall estimation of all rails of the chip (see Figure 2-7). Depending on the selected I/O Standard and I/O circuitry, a significant amount of power may be consumed not only in the  $V_{CCO}$  rail but also in the  $V_{CCINT}$  and  $V_{CCAUX}$  rails. Many times it is simplest to enter each device interface separately and also to break out the interface signals to the data, control, and clock signals. This makes it easier to specify different I/O Standards as well as other I/O characteristics such as load and toggle rates.



**RECOMMENDED:** In XPE, use the Memory Interface Configuration wizard to ease the effort of adding I/Os associated with complex memory interfaces.




Figure 2-7: I/O Sheet

For the I/O current calculations, the predicted power assumes standard board trace and termination is applied.





**TIP:** If using differential I/O each input and output should be specified as a pair. Do not specify two inputs in the spreadsheet to indicate a single differential input.

To ease data entry for more complicated standards, such as the DDR Standards, you can use the Memory Interface Configuration wizard (Figure 2-8). You can enter the relevant inputs in the Memory Interface Configuration wizard and the tool will automatically populate the relevant I/O rows in the I/O sheet.




Figure 2-8: Memory Interface Configuration in the I/O Sheet

#### BRAM Power

In the Block RAM sheet (Figure 2-9), enter the number and configurations of the block RAM (BRAM) intended to be used for the design. Make sure to adjust the **Enable Rate** to the percentage of time the ENA or ENB port will be enabled. The amount of time the RAM is enabled is directly proportional to the dynamic power it consumes, so entering the proper value for this parameter is important to an accurate BRAM power estimation.

For information on how the BRAM **Mode** impacts power estimation, see the Setting BRAM Mode for Improved Accuracy section in the *Xilinx Power Estimator User Guide* (UG440) [Ref 4].



**RECOMMENDED:** In XPE, use the Memory Generator wizard to ease the effort of adding block RAMs in the design.






Figure 2-9: Block RAM Sheet

#### DSP Power

Complete the DSP sheet in XPE. Note that DSP blocks can be used for purposes other than multipliers, such as counters, barrel shifters, MUXs, and other common functions.

#### Clock Manager (CLKMGR)

If an MMCM and/or PLL is used in the design, specify the use and configuration of each in the Clock Manager sheet.

#### GT

If GTs (serial transceivers) are used in the design, specify the use and configuration of each in the GT sheet.



**RECOMMENDED:** Use the Transceiver Configuration wizard (launched by the **Add GTX Interface** button) to ease data entry and accuracy (Figure 2-10).






Figure 2-10: GT Configuration Using Transceiver Configuration Wizard

#### Step 6: Set the toggle and connectivity parameters.

For each tab of the tool containing a **Toggle Rate**, **Average Fanout**, or **Enable Rate**, review the set value. For toggle and enable rates, in the absence of any other information or knowledge, we generally suggest leaving these settings at their defaults. However, if you determine that the default does not represent the characteristics of this design, make the necessary adjustments. For instance, if you know that a memory interface has a training pattern routine that exercises a sustained high toggle rate on that interface, the toggle rate may need to be raised to reflect this additional activity. Alternatively, if a portion of a circuit is clock enabled in a way that reduces the overall activity of the circuit, the toggle rate may need to be reduced. More information on methods to determine toggle rate can be found in the *Xilinx Power Estimator User Guide* (UG440) [Ref 4].

For clock fanout, the easiest way to specify this in XPE is to create an equation which will SUM all of the synchronous elements for any particular clock domain. For instance, in the **Fanout** field for a given clock, type =SUM ( and then select all of the cells which specify the number of synchronous elements sourced by that clock (that is, BRAMs, FFs, Shift Registers, Select RAMs, etc.). When completed, close the parenthesis and this will populate the **Fanout** cell with the appropriate number. This method of entering clock fanout not only is often the easiest, but also has the added advantage of automatically updating when adjustments are made to the spreadsheet resource counts. The resulting Excel equation would be similar to this:

=SUM(LOGIC!H4:H5, BRAM!G4:G5, DSP!G4, CLKMGR!G4:G5)





For logic fanout, the nature of the data and control paths need to be thought out. In designs with well structured sequential data paths, such as DSP designs, fanouts generally tend to be lower than the set default. In designs with many data execution paths, such as in some embedded designs, higher fanouts may be seen. As with toggle rates, if this information is not known it is best to leave the setting at the default and adjust later if needed.

For I/O **Output Load**, enter a simple capacitive load for each design output. This will affect the dynamic power of the driven output. The **Output Load** value is primarily made up from the sum of the individual input capacitances of each device connected to that output. The input capacitance can generally be obtained from the data sheets of the devices to which the FPGA I/O is connected.

#### Step 7: Analyze the results.

Before you analyze the results, update Steps 1 through 6, if necessary. After completing these steps, analyze the results. Make sure the junction temperature is not exceeded and the power drawn is within the desired budget for the project. If the thermal dissipation or power characteristics are not within targets, adjust the environmental characteristics (that is, more airflow, a heatsink, etc.) or the resource and power characteristics of the design until an acceptable result is reached. Many times, trade-offs can be made to derive the desired functionality with a tighter power budget, and the best time to explore these options is early in the design process. Once the data is completely entered and the part is operating within the thermal limits of the selected grade, the power reported by XPE can be used to specify the rails for the design. If your confidence in the data entered is not very high, you may pad the numbers to circumvent the possibility of underdesigning the power system for the FPGA. If, however, you are fairly certain of the data entered, no additional padding above the data reported by the tool is necessary.

As the design matures, continue to review and update the information in the spreadsheet to reflect the latest requirements and implementation details. This will present the most current picture of the power used in the design and could potentially allow early identification of adjustments to the power budgeting up or down depending on the current power trends of the design.

Refer to Chapter 3, Estimating Power - Vivado Design Flow Stage, which describes a methodology to evaluate your design's power consumption in the later stage of the design cycle, and Chapter 5, Tips and Techniques for Power Reduction for tips and tricks to reduce power in the design.



## Estimating Power - Vivado Design Flow Stage

## Introduction

This chapter describes tool features in the Vivado<sup>®</sup> Design Suite that automate or simplify power estimation during the design flow stage. Once you generate and analyze a power estimation in the Vivado Design Suite, see Chapter 5, Tips and Techniques for Power Reduction for techniques to investigate and modify your system, to minimize the device power consumption.

## **Power Estimation Expectations**

As your design flow progresses through synthesis and implementation you will want to monitor and verify the power consumption regularly. You must ensure that thermal dissipation remains within budget so that you can detect and act early on if any area approaches your constraints. The accuracy of the power estimates varies depending on the design stage when the power was estimated.

## **Estimating Power in the Vivado IDE**

This section covers power analysis using Report Power in the Vivado IDE. We assume this is the first time you are setting up a power analysis after Synthesis. You will therefore provide the tool with the relevant activity information. For subsequent runs, you can choose whether to use Report Power in the Vivado IDE to navigate your Power report or use the Tcl equivalent (report\_power) to bypass the Vivado IDE and review the text power report directly.






Figure 3-1: Vivado Power Analysis - Supplying Relevant Input Data for Analysis

## **Specifying User Input**

In any design, users typically know the activity of specific nodes since they are imposed by the system specification or the interfaces with which the FPGA communicates.



**RECOMMENDED:** Providing node activity information to the tools, especially for nodes which drive multiple cells in the FPGA (Set, Reset, Clock Enable, or clock signals), will help guide the power estimation algorithms.

These nodes include:

#### Clock Activity

Designers typically know the exact frequency of all FPGA clock domains, whether externally provided (input ports), internally generated, or externally supplied to the printed circuit board (output ports).



The design should have at least one clock specified using the <code>create\_clock</code> constraint. If no clock is defined, then Report Power issues a warning message and uses a 10GHz clock frequency for switching activity computations.

#### I/O Data Ports

With your knowledge of the exact protocols and format of the data flowing in and out of the FPGA, you can usually specify signal transition rate and/or signal percentage high rate in the tools for at least some of the I/Os. For example, some protocols have a DC balanced requirement (Signal percentage high rate =50%) or you may know how often data is written or read from your memory interface, so you can set the data rate of strobe and data signals.

If no user activity rate is specified on primary inputs, Report Power will assign a default static probability of 0.5 and a default toggle rate of 12.5%.

#### • I/O and Internal Control Signals

With your knowledge of the system and the expected functionality you may be able to predict the activity on control signals such as Set, Reset and Clock Enable. Because these signals typically can turn on or off large pieces of the design logic, providing this activity information increases the power estimation accuracy.

If a primary input is found to be reset (that is, directly connected to the RESET pin of sequential elements), then the tool will assign a default static probability of 0 and a default signal rate of 0. Similarly, if a primary input is found to be Clock Enable (that is, directly connected to the CE pin of sequential elements), then the tool will assign a default static probability of 0.99 and a default signal rate of 2.



**IMPORTANT:** The vectorless power estimator does not propagate activity to the output ports of GTs. If any design logic depends on these activity rates, you must explicitly specify the activity rates on GT outputs using set switching activity commands to achieve an accurate analysis.

## **Vector (SAIF) Based Power Estimation**

In parallel with all stages of the design development you will generally perform simulations to verify that the design behaves as expected. Different verification techniques are available depending on the design development state, the design complexity, or company policy. The following paragraphs highlight the valuable data you can capture and common pitfalls related to using this data to perform power analysis. An important factor for getting an accurate power estimation is that the design activity needs to be realistic. It should represent the typical or worst case scenario for data coming into the simulated block. This type of information is not necessarily provided while performing verification or validating functions. Sometimes invalid data is given as input to verify that the system can handle it and remain stable even when invalid data or commands are given to it. Using such test cases to perform power analysis may result in inaccurate power estimation since the design logic is not stimulated as it would be under typical system operation.



#### • System Transaction Level

Very early in the design cycle, you may have created a description of transactions which occur between devices on a PCB or between the different functions of your FPGA application. You can extract from this the expected activity per functional block for certain I/O ports and most of the clock domains. This information will help you fill in the Xilinx Power Estimator spreadsheet.

#### FPGA Description Level

While defining the RTL for your application you may want to verify the functionality by performing behavioral simulations. This helps you verify the data flow and the validity of calculations to the clock cycle. At this stage the exact FPGA resources used, count, and configuration is not available. You can manually extrapolate resource utilization and extract activity for I/O ports or internal control signals (Set, Reset, Clock Enable). This information can be applied to refine the Xilinx Power Estimator spreadsheet information.

Your simulator should be able to extract node activity and export it in the form of a SAIF file. You can save this file for more accurate power analysis in the Vivado design flow, for example after place and route, if you do not plan to run post-implementation simulations.

#### FPGA Implementation Level

Simulation may be performed at different stages in the implementation process with different outcomes in terms of the power-related information which can be extracted. This additional information may also be used to refine the Xilinx Power Estimator spreadsheet and the Vivado power analysis as well. It may also save I/O ports and specific module activity, which can later be reused in the Vivado power analysis feature at any stage of design completion: post-synthesis, post-placement, or post-route.

- Post Synthesis: The netlist is mapped to the actual resources available in the target device.
- Post Placement: The netlist components are placed into the actual device resources.
   With this packing information the final logic resource count and configuration becomes available and you can update the Xilinx Power Estimator spreadsheet for your design.
- Post Routing: After routing is complete all the details about routing resources used and exact timing information for each path in the design are defined. In addition to verifying the implemented circuit functionality under best and worst case gate and routing delays, the simulator can also report the exact activity of internal nodes and include glitching. Power analysis at this level will provide you the most accurate power estimation before you actually measure power on your prototype board.



#### **Vectorless Power Estimation**

When design node activity is not provided either from the user or from simulation results, the vectorless power estimation algorithms are capable of predicting this activity. The vectorless engine assigns initial "seeds" (default signal rates and static probability) to all undefined nodes. Then, starting from the design primary inputs it propagates activity to the output of internal nodes, and repeats this operation until the primary outputs are reached. The algorithm understands the design connectivity and resource functionality and configuration. Its heuristics can even approximate the glitching rate for any nodes in the netlist. Glitching occurs when design elements change states multiple times in between active clock edges before settling to a final value. The vectorless propagation engine is not as accurate as a post-route simulation with a reasonably long duration and realistic stimulus, but it is an excellent compromise between accuracy and compute efficiency.



**TIP:** The vectorless power estimation is an average power estimation for the design, unless you have specifically overridden switching rates and %high for the design.

## **Specifying Switching Activity for the Analysis**

• Simulation Results (SAIF File)

Vivado Report Power will match nets in the design database with names in the simulation results netlist. The simulation results netlist is a SAIF (Switching Activity Interchange Format) file. For all nets matched, Vivado Report Power will apply switching activity and static probability to calculate the design power. Simulation results may have been generated early in the design flow, before synthesis or placement and routing. In this case it is preferable to capture from the simulation results only module I/O ports activity and let the vectorless engine estimate internal node activity. Functional simulations do not capture glitch activity. Also, Report Power may not be able to match all nodes between the design and the simulation netlist because of logic transformations which happen during implementation (optimizations, replications, gating, retiming, etc.). Nevertheless most primary ports and control signals will be matched and this information provides the tool with realistic activity for the matched nodes. The activity will be propagated by the vectorless engine onto the unmatched design portion and increase the accuracy of the power estimation.

When you provide simulation results, make sure to use this type of simulation results:

- Ensure test vectors and inputs to the simulation represent the typical or expected behavior of the design. Error handling and corner case simulations do not typically stimulate the logic in the way it would be stimulated under normal operation.
- Post-implementation simulation results are preferred over behavioral simulation results. Full timing simulation would be much more accurate, since it helps with capturing timing glitch information into the SAIF results.





**IMPORTANT:** In the Vivado IDE, specify a SAIF file name in the **Input Files** tab of the Report Power dialog box to read a SAIF simulation output file and annotate matched netlist elements with the switching activity described in the file. Alternatively use the read\_saif Tcl command to read the SAIF simulation output file.

Refer to the Vivado Design Suite Tutorial: Power Analysis and Optimization [Ref 5] for the complete use model.



**IMPORTANT:** To generate a SAIF file from the Vivado XSim simulator for power analysis, refer to the Vivado Design Suite User Guide: Logic Simulation( UG900) [Ref 6].

To generate a SAIF file from the Mentor Graphics ModelSim simulator for power analysis within the Vivado® Design Suite, refer to Answer Record 53544.

For full timing simulation, generate a design timing information (SDF) file using the write\_sdf command and annotate it while running simulation.

#### Known elements

This step is very important for calculating the design dynamic power since your specific knowledge of the application behavior can help define the activity of nodes undefined in any of the input files.

#### I/O Activity

If you know the data patterns of your I/O interfaces specify this activity (Signal Rate and Static Probability (% High)) in the Power Properties window in the Vivado IDE or using the Tcl command set\_switching\_activity. Unless you are calculating the total power per supply in a separate tool, such as a spreadsheet, specify the termination technique for your outputs so Report Power can include the amount of power the FPGA supplies to these external components.

#### Control Signals Activity

Report Power extracts and lists all the different control signals in the Signal view. You may know from the expected behavior of your application that some Set/Reset signals are not active in normal design operation so you may want to adjust the activity for these signals. Similarly, some signals in your application may disable entire blocks of the design when the blocks are not in use. Adjust their activity according to the expected functionality. Since synthesis tool and place and route algorithms can infer or remap control signals to optimize your RTL description, many of the signals listed in these views will be unfamiliar to you. When unsure of what these signals are, let the tool determine the activity. You can use the report\_control\_sets Tcl command to get the control signals in the design.

For details on how to set the I/O Activity and Control Signals Activity values, see Performing "What If?" Analysis in the Vivado IDE in Chapter 4.



## Review Device/Design Settings and Adjust Activity for Known Elements

You can open the Report Power dialog box from the Flow Navigator window in the Vivado IDE. In this dialog box, you can review power settings and adjust activity for known elements in your design (Figure 3-2).




Figure 3-2: Report Power Dialog Box



#### Output text file

For project documentation you may want to save the power estimation results. In other circumstances you may be experimenting with different mapping, placement, and routing options to close on performance or area constraints. Saving power results for each experiment will help you select the most power-effective solution when several experiments meet your requirements.

• Output XPE file (for Xilinx Power Estimator)

Saves all environment information, device usage, and design activity in a file (.xpe) which you can later import into the Xilinx Power Estimator spreadsheet. This proves quite useful when your power budget is exceeded and you don't think that software optimization features alone will be able to meet your budgets. In this case, import the current implementation results into Xilinx Power Estimator, explore different mapping, gating, folding, and other strategies, and estimate their impact on power before modifying the RTL code or rerunning the implementation. You can also compare your assumptions in the Xilinx Power Estimator spreadsheet with these synthesis results and adjust XPE where appropriate.

Review the different input tabs to make sure they accurately represent your expected system.

• **Environment**: Review the different user-editable selections in the **Environment** tab. Make sure the process, voltage and environment data closely match your expected environment. These settings have a significant influence on the total estimated power.

The user-editable selections in the **Environment** tab are:

#### **Device Settings**

- **Temp Grade**: Select the appropriate grade for the device (typically Commercial or Industrial). Some devices may have different device static power specifications depending on this setting. Setting this properly will also allow for the proper display of junction temperature limits for the chosen device.
- **Process**: For the purposes of a worst-case analysis, the recommended process setting is Maximum. The default setting of Typical will give a closer picture to what would be measured statistically, but changing the setting to Maximum will modify the power specification to worst-case values.

#### **Environment Settings**

- **Output Load (pF)**: The board and other external capacitance driven by the outputs in the I/O ports.
- **Ambient Temperature (°C)**: Specify the maximum possible temperature expected inside the enclosure that will house the FPGA design. This, along with airflow and other thermal dissipation paths (for example, the heatsink), will



allow an accurate calculation of Junction Temperature which in turn will allow a more accurate calculation of device static power.

- Airflow (LFM): The airflow across the chip is measured in Linear Feet per Minute (LFM). LFM can be calculated from the fan output in CFM (Cubic Feet per Minute) divided by the cross sectional area through which the air passes. Specific placement of the FPGA and/or fan may have an effect on the effective air movement across the FPGA and thus the thermal dissipation. Note that the default for this parameter is 250 LFM. If you plan to operate the FPGA without active air flow (still air operation) then the 250 LFM default has to be changed to 0 LFM.
- **Heat Sink (if available)**: If a heatsink is used and more detailed thermal dissipation information is not available, choose an appropriate profile for the type of heatsink used. This, along with other entered parameters, will be used to help calculate an effective ΘJB, resulting in a more accurate junction temperature and quiescent power calculation. Note that some types of sockets may act as heatsinks, depending on the design and construction of the socket.
- **Board Selection** and **# of Board Layers** (if available): Selecting an approximate size and stack of the board will help calculate the effective ΘJB by taking into account the thermal conductivity of the board itself.
- **ΘJB**: In the event more accurate thermal modeling of the board and system is available, **ΘJB** (printed circuit board thermal resistance) should be used in order to specify the amount of heat dissipation expected from the FPGA.

The more accurately custom  $\Theta JB$  can be specified, the more accurate the estimated junction temperature will be, thus affecting device static power calculations.



**IMPORTANT:** In order to specify a custom  $\Theta JB$ , the **Board Selection** must be set to Custom. If you do specify a custom  $\Theta JB$ , you must also specify a **Board Temperature** for an accurate power calculation.

- **Power Supply**: If this information is known, in the **Power Supply** tab make sure all voltage levels are set correctly for the different supply sources. Voltage is a large factor contributing to both static and dynamic power.
- **Switching**: In the **Switching** tab review the design's Simulation and Default Activity Settings. The clocks constrained in the design can also be viewed on this page.






Figure 3-3: Report Power Switching Settings

#### Simulation Settings

- **Simulation activity file (.saif)**: Vivado Report Power will take as input SAIF simulation data generated for the design. Report Power will match nets in the design database with names in the simulation results netlist. See Specifying Switching Activity for the Analysis, page 32, for a description of how input from a simulation results (SAIF) file can be used for a more accurate power analysis.

#### Default Activity Settings

- **Default toggle rate**: The default toggle rate to be used in power analysis on the primary inputs of the design. The default toggle rate is set on those primary input nets whose switching activity is not specified by the user, simulation data or constraints of the design. On asynchronous inputs the toggle rate is set with respect to the capturing clock in the design. Valid values are: 0 <= value < 100. The default value is 12.5.
- **Default percent high**: The default percent high to be used in power analysis on the design. The default static probability is set on those primary inputs whose switching activity is not specified by the user, simulation data or constraints of the design. Valid values are: 0 <= value <= 1. The default value is 0.5



#### Enable Rates

- **Block RAM**: Sets the %high of all the BRAM enable signals of the design to the value specified.
- **BRAM Write**: Sets the %high of all the BRAM write enable signals of the design to the value specified.
- **Bidi Output**: Sets the %high of all the Bidirectional I/O enable signals (i.e., T pin of IOBUF) of the design to the value specified.
- **Output**: Sets the %high of all the enable signals (i.e., T pin of OBUFT) of the primary outputs of the design to the value specified.

**Note:** Set the static\_probability and the toggle\_rate together.

• Show Constrained Clocks: Clicking Show Constrained Clocks will list all the clocks that are constrained in the design. Review the clock frequencies and ensure they are accurate.



**TIP:** Make sure all clocks are specified. The design clocks are identified based only on <code>create\_clock</code> or <code>create\_generated\_clock</code> constraints.

Although not recommended, sometimes users over-constrain their designs to make the implementation tools work harder and to have more timing margin. For power calculation, you will want to use the exact clock frequencies your design will run on the board; otherwise the accuracy of the design dynamic power will be lower.

# Run the Analysis

Once you have provided Report Power with the relevant input data, run the analysis. The tool will start by annotating the netlist with activity from files and user inputs, then apply the tool defaults for the remaining undefined nodes. Next, through an iterative process it will propagate this initial activity from the primary inputs to the primary outputs of your design to refine the activity estimate for the undefined nodes. Finally, it will calculate the dynamic power for each resource used and deduce the additional static power this switching activity generates, to compute the expected junction temperature and total power requirements for the design.



# **Review Your Design Power Distribution**

Once the power analysis is complete you can view the Summary view to review the **Total On-Chip Power** and thermal properties. The **On-Chip Power** graph shows the power dissipated in each of the device resource types. With this high-level view you can determine which parts of your design contribute most to the total power (Figure 3-4).

The Summary view also displays a **Confidence Level** for the power analysis. The **Confidence Level** is a measurement of the accuracy and the completeness of the input data Report Power uses as it performs a power analysis. If you click the **Confidence level** value (Low, Medium, or High), Confidence level details are displayed, and these details can suggest ways of increasing the accuracy of the power analysis. For example, you might increase the accuracy of the power analysis by specifying activity rates for more of the clocks or more of the I/O inputs in the design.




Figure 3-4: Vivado Power Analysis - Report Power in the Vivado IDE

The Power Supply section shows the current drawn for each supply source and breaks down this total between static and dynamic power.



From the Utilization Details section you can get more details of the power at the resource level by clicking on the different resource types in the graph (Figure 3-5). The different resources views are organized as a tree table. You can drag a column header to reorder the column arrangement. You can also click on a column header to change the sorting order.




Figure 3-5: Vivado Power Analysis – Utilization Details - I/O

If the reported power exceeds your thermal or supply budget you can refer to Chapter 5, Tips and Techniques for Power Reduction, for a list of available techniques to reduce the device power. These techniques depend on how complete your design is and how tolerant to change your development process is.



# Power Analysis and Optimization in the Vivado Design Suite

# Introduction

This chapter discusses the power-related features and flows available in the Vivado<sup>®</sup> Design Suite to get you quickly started with power estimation, analysis, and optimization.

You can perform power *analysis* after synthesis, placement or routing. It is not supported after RTL elaboration.

You can perform power optimization only before and after placement.

Using either the Vivado IDE or the Tcl prompt, you can perform power analysis and optimization, and can experiment with "What If?" scenarios in a dynamic manner.

# **Power Analysis in the Vivado IDE**

The Vivado IDE power-related capabilities enable the following estimation and analysis features throughout the implementation of your design:

- Reporting the thermal characteristics that impact the static power of the design, including:
  - Thermal statistics, such as junction and ambient temperature values
  - Data on board selection, including number of board layers and board temperature
  - Data on the selection of airflow and the heat sink profile used by the design
- Reporting the FPGA current requirements from the different power supply sources
- Allowing detailed power distribution analysis to guide power saving strategies to reduce dynamic, thermal or off-chip power

Figure 4-1 shows the typical power estimation and analysis flow. This includes the main steps required to ensure appropriate tool input and settings before running the estimation



or analysis, which ensures the most accurate results. You can run power estimation and analysis commands from the Vivado IDE or the Tcl prompt.

Run

- Read Design Netlist
- Specify Design Constraint: Timing, Simulation, Block Config
- Specify Environment Settings: Device Operating Conditions

- Run Power Analysis Algorithms
- Generate Thermal and Supply Power Distribution Report(s)

- Review Power Report
- Analyze /Adjust/Experiment with
- Design Activity
- Settings: Environment, Device
- Tools: Implementation, Analysis

Figure 4-1: Power Estimation and Analysis Flow

# **Supported Device Architectures**

• Vivado Design Suite architecture support is described in the *Vivado Design Suite User Guide: Release Notes, Installation, and Licensing* (UG973) [Ref 1].

# **Supported Inputs**

- XDC constraints file to specify timing constraints
- Simulation output activity file results from behavioral or timing simulation results (SAIF files)
- XDC/Tcl file commands to specify environment, operating conditions, tool defaults, and individual netlist nodes activity



- The Vivado power analysis tool has multiple mechanisms to enter default values and node activity rates. The list below presents the different mechanisms; the list is sorted from highest priority to lowest.
  - 1.Static (constant tied to GND or VCC).
  - 2.User entered value in any of the Utilization Details views in the Power Results window.
  - 3.Imported simulation activity file (SAIF).
  - 4.Imported constraint files Clock constraints imported from constraint files (XDC) or the design netlist.
  - 5. Vectorless estimation For any node not defined in any of the previously listed inputs, the vectorless estimation will try to estimate activity based on default values combined with the activity of inputs to the node.
  - 6.A default value For nodes that cannot be estimated by the vectorless estimation a default is assigned, as in the case of design primary inputs.

**Note:** You can adjust default values in the Initial Settings tab of the Report Power dialog box. See Review Device/Design Settings and Adjust Activity for Known Elements in Chapter 3 for more information.

# **Supported Outputs**

- GUI and text power reports
- XML based power report that can be imported into the Xilinx Power Estimator spreadsheet tool
- Reporting activity rates and operating conditions through Tcl commands.

# **Power Analysis Using the Vivado IDE**

You can perform power estimation at all stages in the design flow after synthesis. Figure 4-2, shows how to launch power estimation and access the configuration menus from the Vivado IDE.






Figure 4-2: Running Power Estimation in the Vivado IDE

#### **Vector-Based Estimation**

In parallel with all stages of the design development you will generally perform simulations to verify that the design behaves as expected. Different verification techniques are available depending on the design development state, the design complexity, or company policy. The following paragraphs highlight the valuable data you can capture and common pitfalls related to using this data to perform power analysis. An important factor for getting an accurate power estimation is that the design activity needs to be realistic. It should represent the typical or worst case scenario for data coming into the simulated block. This type of information is not necessarily provided while performing verification or validating functions. Sometimes invalid data is given as input to verify that the system can handle it and remain stable even when invalid data or commands are given to it. Using such test cases to perform power analysis may result in inaccurate power estimation since the design logic is not stimulated as it would be under typical system operation.



#### • System Transaction Level

Very early in the design cycle, you may have created a description of transactions which occur between devices on a PCB or between the different functions of your FPGA application. You can extract from this the expected activity per functional block for certain I/O ports and most of the clock domains. This information will help you enter the Vivado power analysis settings.

#### FPGA Description Level

While defining the RTL for your application you may want to verify the functionality by performing behavioral simulations. This helps you verify the data flow and the validity of calculations to the clock cycle. At this stage the exact FPGA resources used, count, and configuration is not available. You can manually extrapolate resource utilization and extract activity for I/O ports or internal control signals (Set, Reset, Clock Enable). This information can be applied to refine the Vivado power analysis information.

Your simulator should be able to extract node activity and export it in the form of a SAIF file. You can save this file for more accurate power analysis in the Vivado design flow, for example after place and route, if you do not plan to run post-implementation simulations.

#### FPGA Implementation Level

Simulation may be performed at different stages in the implementation process with different outcomes in terms of the power-related information which can be extracted. This additional information may also be used to refine the Xilinx Power Estimator spreadsheet and the Vivado power analysis as well. It may also save I/O ports and specific module activity, which can later be reused in the Vivado power analysis feature at any stage of design completion: post-synthesis, post-placement, or post-route.

- Post Synthesis: The netlist is mapped to the actual resources available in the target device.
- Post Placement: The netlist components are placed into the actual device resources.
   With this packing information the final logic resource count and configuration becomes available and you can update the Xilinx Power Estimator spreadsheet for your design.
- Post Routing: After routing is complete all the details about routing resources used and exact timing information for each path in the design are defined. In addition to verifying the implemented circuit functionality under best and worst case gate and routing delays, the simulator can also report the exact activity of internal nodes and include glitching. Power analysis at this level will provide you the most accurate power estimation before you actually measure power on your prototype board.



#### **Vectorless Estimation**

When design node activity is not provided either from the user or from simulation results, the vectorless power estimation algorithms are capable of predicting this activity. The vectorless engine assigns initial "seeds" (default signal rates and static probability) to all undefined nodes. Then, starting from the design primary inputs it propagates activity to the output of internal nodes, and repeats this operation until the primary outputs are reached. The algorithm understands the design connectivity and resource functionality and configuration. Its heuristics can even approximate the glitching rate for any nodes in the netlist. Glitching occurs when design elements change states multiple times in between active clock edges before settling to a final value. The vectorless propagation engine is not as accurate as a post-route simulation with a reasonably long duration and realistic stimulus, but it is an excellent compromise between accuracy and compute efficiency.



**IMPORTANT:** The vectorless power estimator does not propagate activity to the output ports of GTs. If any design logic depends on these activity rates, you must explicitly specify the activity rates on GT outputs using set\_switching\_activity commands to achieve an accurate analysis.



**TIP:** The vectorless power estimation is an average power estimation for the design, unless you have specifically overridden switching rates and %high for the design.

#### **User Input to Improve Vectorless Estimation**

In any design, users typically know the activity of specific nodes since they are imposed by the system specification or the interfaces with which the FPGA communicates. Providing this information to the tools, especially for nodes which drive multiple cells in the FPGA (Set, Reset, Clock Enable, or clock signals), will help guide the power estimation algorithms.

These nodes include:

#### Clock Activity

Users typically know the exact frequency of all FPGA clock domains, whether externally provided (input ports), internally generated, or externally supplied to the printed circuit board (output ports).

The design should have at least one clock specified using the <code>create\_clock</code> constraint. If no clock is defined, then Report Power issues a warning message and uses a 10GHz clock frequency for switching activity computations.

#### I/O Data Ports

With your knowledge of the exact protocols and format of the data flowing in and out of the FPGA, you can usually specify signal transition rate and/or signal percentage high rate in the tools for at least some of the I/Os. For example, some protocols have a DC balanced requirement (Signal percentage high rate =50%) or you may know how often



data is written or read from your memory interface, so you can set the data rate of strobe and data signals.

If no user activity rate is specified on primary inputs, Report Power will assign a default static probability of 0.5 and a default toggle rate of 12.5%.

#### • I/O and Internal Control Signals

With your knowledge of the system and the expected functionality you may be able to predict the activity on control signals such as Set, Reset and Clock Enable. These signals typically can turn on or off large pieces of the design logic, so providing this activity information will increase the power estimation accuracy.

If a primary input is found to be reset (that is, directly connected to the RESET pin of sequential elements), then the tool will assign a default static probability of 0 and a default signal rate of 0. Similarly, if a primary input is found to be Clock Enable (that is, directly connected to the CE pin of sequential elements), then the tool will assign a default static probability of 0.99 and a default signal rate of 2.

# **Setting Up Power Analysis from the Vivado IDE**

To specify the environment, activity, supply, and tool defaults in the Power Analysis window. See Figure 4-2.

1. Select Flow > Open Synthesized Design or Flow > Open Implemented Design.

Alternatively, you can make this selection in the Flow Navigator.

2. Select **Tools > Report > Report Power**.

Alternatively, you can select **Report Power** in the Flow Navigator.

- 3. In the Report Power dialog box, adjust device environment and tool settings.
  - Navigating the different tabs in the Report Power dialog box adjusts all settings to closely match your environment.
  - Environment and voltage settings have a large influence on device static power.
  - Activity rates and voltage settings largely influence dynamic power calculations.
  - When unsure of a particular setting, use the default value.
  - If you have an activity file from simulation results, you can specify it in this dialog box.

For more information on these settings, see Review Device/Design Settings and Adjust Activity for Known Elements in Chapter 3.

4. Specify the name of the report.



# **Running Power Analysis from the Vivado IDE**

In the Report Power dialog box, click **OK** to start the power analysis. The tool does the following:

- 1. Takes into account the environment, device, and tool options.
- 2. Reads the netlist connectivity and configuration.
- 3. Applies activity factors for the nodes you defined.
  - A node is a component such as a net, pin, or port.
- 4. Determines activity for any remaining undefined nodes before computing the thermal and supply power.

Power analysis uses different sources of information for activity definition, including:

- Simulation files (SAIF)
- Automatic calculations using a vectorless power analysis methodology
- Manual definition using the set\_switching\_activity Tcl command.

For more information, see Running Power Analysis from the Tcl Prompt.

# Analyzing Power Reports from the Vivado IDE

Power report and analysis windows are integrated into the Vivado IDE workspace (Figure 4-4). These windows enable navigation across the different power views and cross probing to the existing view.

- The Power Results panel displays all the device, tool, and environment settings used with power calculations.
- The Summary section displays a concise view of the most important thermal and supply power results.

Navigate through your design by type of resources with the Utilization Details section or Netlist view to review configuration, utilization, and activity details for the selected elements in the Statistics tab of the Properties window. You can generate multiple reports to estimate power under different operating conditions or different activity patterns.

Some of the values in the Utilization Details views (for example, Frequency in the Clocks view or Signal Rate in the I/O view) are color coded to indicate the source of the value used by Report Power to perform the power analysis. A legend at the bottom of the window indicates the source specified by each color (for example, the value was supplied by a **Simulation** activity file, or was **User Defined**, or a **Default** value was assigned by the vectorless propagation engine).






Figure 4-3: Color Coding in the Power Report Window

**IMPORTANT:** Report Power supports Zynq<sup>®</sup>-7000 AP SoC power analysis on Zynq-7000 blocks configured through the IP integrator tool. You configure the PS usage and functionality through the IP integrator tool. Report Power estimates power based on these configuration settings. The power estimate within Vivado is read-only; you cannot edit the **Signal Rate** or **Percentage High** of the PS specific processor, interfaces or memory at this time. For more details on the individual fields in the PS tab, refer to the PS Sheet section in the *Xilinx Power Estimator User Guide* (UG440) [Ref 4].






Figure 4-4: Power Information in the Vivado IDE

# Performing "What If?" Analysis in the Vivado IDE

To perform "What If?" analysis, you can set signal rates and static probability on nets and cells in the design. To make these settings, go to the Power view in the Properties window (Figure 4-5). Then click the **Edit** button in the Power view, set the **Signal Rate** and **Percentage High** in the Edit Power Properties dialog box that appears, and click **OK**.






Figure 4-5: Power Tab

In the example above the **Signal Rate** has been set to 200 Mtr/s and **Percentage High** is set to 50%.

On the TCL console the following XDC constraint will be displayed when the Vivado IDE commits the change on **OK**.

set\_swtiching\_activity -signal\_rate 200 -static\_probability 0.5 [get\_nets DataOut\_pad\_0\_o]



**IMPORTANT:** This XDC constraint will make your design out of date.



# **Power Analysis Using the Tcl Interface**

This section describes each step in a typical power analysis flow using the Tcl interface. The following section, Power Analysis Tcl Commands, lists the commands related to power analysis.

For information on options, properties, applicable elements, or returned values for a specific command:

- Type <command\_name> -help, or
- See the Vivado Design Suite Tcl Command Reference Guide (UG835) [Ref 2].
- See the Vivado Design Suite User Guide: Using Constraints (UG903) [Ref 3]

#### **Power Analysis Tcl Commands**

- read saif
- set\_switching\_activity
- set\_operating\_conditions
- report\_switching\_activity
- report\_operating\_conditions
- report\_power
- reset\_switching\_activity
- reset\_operating\_conditions
- set\_units

# Timing Constraints that Influence Power Analysis

- create\_clock
- create\_generated\_clock
- set\_input\_delay



# Setting Up Power Analysis from the Tcl Prompt

Before running power estimations, you must provide the tool with information about the device environment and the known switching activity rates for the design netlist. This ensures the accuracy of the power estimation.

- Device Environment
- Netlist Element Activity
- Minimum Input Set

#### **Device Environment**

Specify all device operating conditions settings such as:

- Thermal, for example:
  - Ambient temperature
  - Heat sink
- Voltage, for example:
  - V<sub>CCINT</sub>
  - $\cdot V_{CCAUX}$
  - V<sub>CCO</sub>
- Device, for example:
  - Temperature grade
  - Process corner

Use the following commands:

report\_operating\_conditions

Report all or the specified operating condition settings. Examples are:

```
report_operating_conditions # Reports all
report_operating_conditions -voltage
```

set operating conditions

Modify the specified operating condition parameters. Examples are:

```
set_operating_conditions -process maximum -junction_temperature 50
set_operating_conditions -voltage {vccint 0.97 vccaux 1.71}
```



reset\_operating\_conditions

Return all or the specified operating condition parameters to the default values for the selected device. Examples are:

```
reset_operating_conditions # Resets all
reset_operating_conditions -voltage
```

## **Netlist Element Activity**

Use the following commands to define the switching activity, including signal or toggle rate and static probability, and the clock waveform information for known netlist elements.

· report\_switching\_activity

Reports the activity of the specified elements. Displays static probability, signal rate and toggle rate information. An examples is:

```
Vivado% report_switching_activity -static_probability [get_ports clk_p]
clk_p: static probability = 0.5 (C)
Vivado% report_switching_activity [get_ports clk_p]
clk_p: static probability = 0.5 (C) signal rate = 400 (C) toggle rate = 200 (C)
```

set\_switching\_activity

Set the activity of the specified elements. You can set either static probability and signal rate or static probability and toggle rate. Examples are:

 To set default switching activity on primary ports and black box outputs of the entire design:

```
set_switching_activity -default_static_probability 0.5 -default_toggle_rate 12.5
```

To set the signal rate on a port/net/pin:

```
set_switching_activity -static_probability 0.5 -signal_rate 50 [get_ports din*]
```



**IMPORTANT:** Signal rate must be > 0 when static probability is > 0 and <1. Similarly, static probability must be 0 or 1 when signal rate is 0.

Static probability and signal rate must be specified together.

To set toggle rate on port/net/pin:

```
set_switching_activity -static_probability 0.5 -toggle_rate 25 [get_nets din_int*]
```

Note that the toggle rate is specific to the clock associated with the element and the valid range is 0 to 100.





**IMPORTANT:** Ideally, toggle rate should not include glitch rate in it, which implies that the following condition must be satisfied:

(toggle\_rate/200) = < static\_probability = < 1-(toggle\_rate/200)

Use the signal rate setting for considering glitch switching, along with actual activity rate.



**IMPORTANT:** Toggle rate must be > 0 when static probability is > 0 and < 1. Similarly, static probability must be 0 or 1 when toggle rate is 0.

Static probability and toggle rate must be specified together.

reset\_switching\_activity

Resets the activity rates (static probability, signal rate, and toggle rate) on specific netlist elements to the tool default value. The command resets both user specified values and Simulation activity rate settings. Examples are:

 To reset default switching activity on primary ports and black box outputs of the entire design:

```
reset_switching_activity -default
```

To reset activity rates on the entire design:

```
reset_switching_activity -all
```

• To reset activity rate on specific port/net/pin:

```
reset_switching_activity [get_ports din*]
```

read saif

Read an SAIF simulation output file and annotate matched netlist elements with the switching activity described in the file. An examples is:

```
read_saif -out_file read_saif.rpt -strip_path tb/tb_core/core -file routed.saif
```

Options to read\_saif are:

-out\_file - Dumps the unmatched simulation and design nets list into a file.

-strip\_path - By default it is assumed that the design top is instantiated in the testbench. Thus the first two levels of hierarchy are stripped while annotating SAIF data into the design. If the simulation setup has multiple hierarchy levels, then you are expected to specify the hierarchy to be stripped off from SAIF to better match the actual design.

The read\_saif command also displays the SAIF annotation summary to show the number of design nets matched. Ideally 100% design net match is expected for an accurate analysis.



create clock

Synthesis and implementation constraint to specify clock waveforms. An example is:

```
create_clock -name clk -period 5 [get_ports clk]; # 200MHz
```

create\_generated\_clock

Synthesis and implementation constraint to specify generated clock waveforms. An example is:

create\_generated\_clock -name gen\_clk -source clk1 -divide\_by 2 [get\_net -hier sys\_clk]

set\_input\_delay

Associates primary inputs to the specific clock. This is very important in a multi-clock design, especially if the primary port is launched at a different clock. An example is:

```
create_clock -name clk1 -period 5 [get_ports clk]
set_input_delay -clock clk1 1 [get_ports d]
```

By default, create\_clock and create\_generated\_clock are defined in the XDC file and you need not rerun them.

#### Minimum Input Set

Before performing power estimation:

- Make sure the activity of all clocks in your netlist is defined.
- If possible, specify the activity of all primary input ports in your design using the Tcl commands or reading a simulation output file. These port activity rates determine the internal logic activity rates. Therefore, if the tool's default settings do not match your application, the internal logic activity may be overestimated or underestimated.
- If known, specify the activity of any high fanout nets that you defined in your HDL code, such as global set, reset, and clock enable signals.

When reading the simulation result file, make sure the activity is representative of the worst case design functional activity (that is, the simulation result at which the maximum design code coverage is achieved). Using simulation results from basic and corner case tests can lead to inaccurate power estimations.



# **Running Power Analysis from the Tcl Prompt**

After all environment and activity settings are defined, you can run the power analysis algorithm using the report\_power command. An example is:

Vivado% report\_power -file routed.pwr -xpe design\_top.xpe

The tool does the following:

- 1. Loads your environment settings and design netlist.
- 2. Annotates activity for any netlist element you specified with input files or Tcl commands.

**Note:** For all undefined nodes, the tool uses the vectorless propagation engine to estimate activity, taking into account activity of known elements and logic configuration and connectivity.

3. Calculates and reports the design thermal and supply power.

# **Analyzing Power Reports from the Tcl Prompt**

To analyze the design power, start by reviewing the total thermal and supply power information in the power report (Figure 4-6).

Then, depending on your design margin against requirements, you can review the resource or hierarchy sections. These sections show the design power distribution at a more detailed level. As a result of your analysis, you may want to return to Xilinx Power Estimator and perform design architectural scenarios.

You can also perform "What If?" scenarios to evaluate the impact of changes in the settings for:

- Environment
- Device
- Implementation
- Power tool






Figure 4-6: Text Report Generated for Power and Thermal Information

# **Use Model Examples**

Using the cpu\_hdl design included with the Vivado tools, the following scripts provide examples for most of the commands discussed in the previous sections.

You can perform power reporting dynamically using Tcl commands. For example:

```
vivado -mode batch -source power_analysis.tcl
```

You can also use a Tcl script. The script examples below assume you are using the batch mode and sourcing the script.



# Example 1: Post-Synthesis and Post-Implementation Power Estimation and Comparison in Project Mode

```
#----- Setup estimation -----
# Open project with HDL source files and timing constraints
open_project $install_directory/examples/Vivado_Tutorial/Projects/project_cpu_hdl/
project_cpu_hdl.xpr
# Save project in your work area
save_project_as project_1 $work_dir/project_1 -force
#----- Run Synthesis then Power estimation ------
# Run Vivado Design Suite synthesis and automatically
launch_runs synth_1
#open design
open_run synth_1
# Display tool default assumed operating conditions
report_operating_conditions -all
# Set specific device and environment operating conditions
set operating conditions -ambient 25
set_operating_conditions -voltage {vccint 0.95 vccaux 1.71}
# Generate verbose post-synthesis power report
report_power -verbose -file ex1_post-synthesis.pwr
#----- Run Implementation then Power estimation ------
launch_runs impl_1
#open design
open_run impl _1
# Generate post-implementation verbose power report
report_power -file ex1_post-implementation.pwr
# Return operating conditions to default for device
reset_operating_conditions -ambient -voltage {vccint vccaux} # could use '-all'
```



# Example 2: Post-Synthesis and Post-Implementation Power Estimation and Comparison in Projectless Mode

```
#----- Setup estimation ------
# Open netlist in projectless mode
read_edif -name top.edf
# Link the design
link_design
# OR open Vivado checkpoint
open_checkpoint -file post_synth.dcp
# read design constraints
read_xdc -name top_full.xdc
# Display tool default assumed operating conditions
report_operating_conditions -all
# Set specific device and environment operating conditions
set_operating_conditions -ambient 25
set_operating_conditions -voltage {vccint 0.95 vccaux 1.71}
#----- Power estimation post synthesis -----
# Generate verbose post-synthesis power report
report_power -verbose -file ex1_post-synthesis.pwr
#----Run various Implementation steps then Power estimation after every step ------
opt_design
report_power -verbose -file ex1_post-opt_design.pwr
power_opt_design ;# Optional
report_power -verbose -file ex1_post_pwr_opt_design.pwr
place_design
report_power -verbose -file ex1_post_place_design.pwr
phys_opt_design ;# Optional
report_power -verbose -file ex1_post_phys_opt_design.pwr
route_design
# Generate post-route verbose power report
report_power -verbose -file ex1_post_route_design.pwr
# Return operating conditions to default for device
reset_operating_conditions -ambient -voltage {vccint vccaux}
```

# Example 3: Examine and ensure "% high" values on resets are accurate

```
# Query the % high value of the reset
report_switching_activity -static_probability [get_ports reset)
# Output is - reset: static probability = 0.5 (D)

# Set %high value and signal rate of reset to 0
set_switching_activity -static_probability 0.0

# Generate post-route verbose power report
report_power -verbose -file ex1_post_route_design.pwr
```



#### Example 4: What If? Design Analysis/Report, Edit, and Reset Design Activity

Working with power analysis can be very dynamic, allowing you to explore "What If?" scenarios on the fly. Open the previously implemented design, and enter or source the following commands. This modifies activity for control signals (clock enable and reset) in submodule fftEngine to evaluate the impact on power for this hierarchical level and the entire design.

```
#----- Report power and activity with default settings ------
# Report power
report_power -file ex3_power_before.pwr
# Get activity of signals of interest
report_switching_activity [get_nets {fftEngine/reset fftEngine/wb_we_i_reg}]
#----- scenario with no reset and higher CE activity -------
# disable reset and enable clock enables in module fftEngine most of the time
set_switching_activity -static_probability 0 -signal_rate 0 [get_nets fftEngine/reset_reg]
set_switching_activity -static_probability 1 -toggle_rate 0 [get_nets fftEngine/wb_we_i_reg]
report_power -file ex3_power_no_reset_activ.pwr
report_switching_activity [get_nets fftEngine/reset_reg fftEngine/wb_we_i_reg]
#----- scenario with active reset and low CE activity -----
# enable reset and disable clock enable in module fftEngine most of the time
set_switching_activity -static_probability 1 -toggle_rate 0 [get_nets fftEngine/reset_reg]
set_switching_activity -static_probability 0 -signal_rate 0 [get_nets fftEngine/wb_we_i_reg]
report_power -file ex3_power_reset_activ.pwr
report_switching_activity [get_nets fftEngine/reset_reg fftEngine/wb_we_i_reg]
```




# **Power Optimization Feature**

The Vivado design tools offer a variety of power optimizations to minimize dynamic power consumption by up to 30% in your design. These optimizations use ASIC style clock gating techniques to minimize activity on portions of the design that do not contribute to the design output or those that do not require design state update for that clock cycle. These optimizations can be applied on the entire design or on selected portions of the design (Figure 4-7).

The dynamic power consumption of an FPGA is determined by the operating clock frequency (f), node capacitance (C), FPGA operating voltage (V), and the activity ( $\alpha$ ) on various nodes in the design. For most designs, several of the above parameters are typically fixed either by the FPGA technology (for example, voltage) or by design requirements (for example, operating frequency). However, there are several nodes in the design that do not affect the output of the FPGA but still continue to toggle. This constitutes a significant portion of wasted dynamic power. You can use the clock enables (CE) in the FPGA for gating such nodes. While this is possible through optimal coding techniques, this is rarely done by the designer either because the design contains intellectual property (IP) from other sources or because of the amount of effort involved in performing such fine grained clock gating. Vivado automates these power optimizations under a single command to maximize power savings while minimizing your effort.

Vivado performs an analysis on the entire design, including legacy and third-party IP blocks, for potential power savings. It looks at the output logic of sourcing registers that do not contribute to the result for each clock cycle and then creates fine-grained clock gating and/or logic gating signals that neutralize unnecessary switching activity.



WP389\_15\_021011

Figure 4-7: Intelligent Clock Gating

The intelligent clock gating optimization also reduces power for dedicated block RAM in either simple dual-port or true dual-port mode (Figure 4-8). These blocks provide several enables: an array enable, a write enable, and an output register clock enable. Most of the power savings comes from using the array enable, and the software implements functionality to reduce power when no data is being written and when the output is not being used.






Figure 4-8: Clock Gating Optimizations Using Block RAM Enables

Xilinx intelligent clock gating optimizations do not modify user logic but instead create additional gating logic. Therefore the functionality of the design is preserved at all times.

#### Block RAM WRITE\_MODE Power Optimizations

In Xilinx 7 series devices, for Block RAMs in true dual port (TDP) mode, the WRITE\_MODE can be changed from WRITE\_FIRST to NO\_CHANGE safely if the output of that port is not connected or the corresponding output is not needed during write operation.

Similarly, for BRAM in true dual port (TDP) mode, the WRITE\_MODE can be changed from READ\_FIRST to NO\_CHANGE safely if the corresponding output port is not connected.

In UltraScale™ devices, in addition to the above optimization, for Block RAM in Simple Dual Port (SDP) mode, WRITE\_MODE of both the read and write ports can be changed to NO\_CHANGE safely if the read and write port clocks are asynchronous.

These changes help to save power in the write cycle by not updating the output port of the BRAM. This optimization will be performed only when there is no impact to user defined functionality and performance.

## **Block RAM Cascade Optimizations**

In Xilinx 7 series devices, if BRAMs are found to be cascaded, since only one BRAM can be active at any time, the rest of the BRAMs can be disabled based on address and any existing enable conditions. This enables large power savings.

These optimizations are performed in the opt\_design phase in the Vivado Design Suite.



# **Performing Power Optimization in the Vivado IDE**

Power optimizations are performed during two stages in Vivado: opt\_design and power\_opt\_design.

Optimizations performed during the opt\_design phase occur without user intervention. These optimizations primarily focus on block RAMs, saving power as well as preserving timing.

By default the opt\_design command will perform BRAM power optimization. BRAM power optimization can also be run explicitly by using the -bram\_power\_opt option:

```
opt_design -bram_power_opt
```

To disable BRAM power optimization from the default opt\_design flow, set the NoBramPowerOpt directive to the opt\_design command:

```
opt_design -directive NoBramPowerOpt
```

You can also set this directive in the Implementation settings window as shown in Figure 4-9 below.




Figure 4-9: Disabling BRAM Power Optimization During Opt Design

To enable power optimization through power\_opt\_design in the Vivado IDE, check the is\_enabled option available by selecting Tools > Project Settings > Implementation > Power Opt Design (Figure 4-10).



Once enabled, power optimization will be run as a part of the implementation step in the Vivado IDE. To set fine grained control over optimization and to report the result of the optimization, refer to the Power Analysis Tcl Commands section.



**IMPORTANT:** *Power Opt Design* can be enabled either pre-place or post-place in the design flow, but not in both places. See *Running Power Optimization*, page 69 for more details.




Figure 4-10: Power Optimization Option



# Displaying a Power Optimization Report in the Vivado IDE

In the Vivado IDE you can display a power optimization report that describes the power optimizations that have been performed on your design. You can display the power optimization report after synthesis or after implementation.



**IMPORTANT:** In Vivado, power optimization is performed during the opt\_design and power\_opt\_design stages of the Vivado design flow. Both of these stages occur during implementation, which occurs after the design has been synthesized. If you generate a power optimization report on the synthesized design, the report will only contain information about the power optimization features that were coded into your original design (for example, gating a BRAM using a clock enable (CE)). The report will not detail power optimizations performed later, during implementation.

To display a Power Optimization Report in the Vivado IDE:

- 1. In the Flow Navigator, select **Open Synthesized Design** or **Open Implemented Design**.
- 2. Select Tools > Report > Report Power Optimization.

The equivalent Tcl command to perform this operation is:

```
report_power_opt -name < report_name>
```

- 3. In the Report Power Optimization dialog box (Figure 4-11), specify the following options.
  - Results name: Specify the name under which the power optimization report will appear in the Vivado IDE.
  - **Export to file**: Check this box to generate a text report in addition to the power optimization report in the Vivado IDE. Specify a file name and location for the text report, and select whether this will be a **TXT** or **XML** file.
  - **Open in a new tab**: Check this box to add this new power optimization report to any other power optimization reports currently displayed in the Vivado IDE. Leave this box unchecked to replace any power optimization reports currently displayed in the Vivado IDE with this new power optimization report.






Figure 4-11: Report Power Optimization Dialog Box

#### 4. Click OK.

A power optimization report appears in the results windows area of the Vivado IDE.




Figure 4-12: Power Optimization Report - Summary

You can select from different views of the power optimization report.

- General Information: Information about your design, the Xilinx device into which your design will be implemented, and the Tcl command that generated this power optimization report.
- **Summary**: Count of BRAMs, SRLs and Slice Registers that were optimized by the user in the design and by the power optimization tool.
- **Recommendations**: Things you can do to further optimize your design for power.
- Hierarchical Information: Details of the BRAMs, SRLs, and Slice Registers for which Vivado has performed power optimization. The view in Figure 4-13 contains a list of the BRAM cells that were optimized during implementation (Tool Gated BRAMs).






Figure 4-13: Power Optimization Report - Hierarchical Information

For a description of the power optimizations Vivado performs, see Power Optimization Feature and Block RAM WRITE\_MODE Power Optimizations.

# **Performing Power Optimization Using the Tcl Interface**

There are four power optimization Tcl commands in Vivado:

- set\_power\_opt
- opt\_design -bram\_power\_opt
- power\_opt\_design
- report\_power\_opt

These commands can be used to enable power optimization as well as control portions of the design that are to be optimized, and to generate a report that shows the effect of the optimizations performed.

For information on options, properties, applicable elements, or returned values for a specific command:

- Type <command\_name> -help
- Refer to the Vivado Design Suite Tcl Command Reference Guide (UG835) [Ref 2] and the Vivado Design Suite User Guide: Using Constraints (UG903) [Ref 3]

# **Setting Power Optimization Constraints**

Prior to running power optimization, you can optionally set power optimization constraints to identify portions of the design that need to be optimized for power. The set\_power\_opt command provides you the option to include or exclude cell types, hierarchy levels or clock domains for power optimization.





**TIP:** You will still need to use the power\_opt\_design command to enable the power optimization step. The set\_power\_opt command is used only for targeting the optimization.

The syntax for the set\_power\_opt command is:

```
set_power_opt [-include_cells <args>] [-exclude_cells <args>] [-clocks <args>]
[-cell_types <args>] [-quiet] [-verbose]
```

Table 4-1: set\_power\_opt Options

Option Name	Optional	Default	Description
-include_cells	Yes	All	Include only the listed cells for clock gating
-exclude_cells	Yes	None	Exclude the listed cells from clock gating
-clocks	Yes	All clocks	Clock gate the cells clocked by the listed clocks only
-cell_types	Yes	All	Clock gate the following cell types only: [all bram reg srl none]
-quiet	Yes	N/A	Ignore command errors
-verbose	Yes	N/A	Suspend message limits during command execution

#### **Examples**

The following example sets power optimization for BRAM and REG type cells, then adds SRLs:

```
set_power_opt -cell_types {bram reg}
set_power_opt -cell_types {srl}
```

The following example sets power optimization for BRAM cells only, then excludes the cpuEngine block from optimization, but then includes the cpuEngine/cpu\_dbg\_dat\_i block:

```
set_power_opt -cell_types bram
set_power_opt -exclude_cells cpuEngine
set_power_opt -include_cells cpuEngine/cpu_dbg_dat_i
```

#### **Running Power Optimization**

Power optimization works on the entire design or on portions of the design (when set\_power\_opt is used) to minimize power consumption.

Power optimization can be run pre-place or post-place in the design flow, but not in both places. The pre-place power optimization step focusses on maximizing power saving. This could result in timing degradation in rare cases. If preserving timing is the primary goal, the post-place power optimization step is the recommended option. This step performs only those power optimizations that preserve timing.



A typical pre-place power optimization script would be:

synth\_design
opt\_design
power\_opt\_design
place\_design
route\_design
report\_power

The syntax for this command is:

```
power_opt_design [-quiet] [-verbose]
```

Table 4-2: power\_opt\_design Options

Option Name	Optional	Default	Description
-quiet	Yes	N/A	Ignore command errors
-verbose	Yes	N/A	Suspend message limits during command execution

## Generating a Power Optimization Text Report

The report\_power\_opt command provides you with a text report containing a hierarchical breakdown of all the cells including block RAMs, SRLs, and registers that have been optimized for power. It provides information on the enables used for each cell and if the enables were created by Vivado (or by the user).

The syntax for this command is:

```
report_power_opt [-cell <arg>] [-file <arg>] [-quiet] [-verbose]
```

Table 4-3: report\_power\_opt Options

Option Name	Optional	Default	Description
-cell	Yes	Top level	Report power optimization for a specific cell
-file	Yes	None	Write the report into the specified file. The specified file will be overwritten if one already exists
-quiet	Yes	N/A	Ignore command errors
verbose	Yes	N/A	Suspend message limits during command execution

#### **Examples**

The following example creates a file named myopt.rep and reports power optimization for the entire design:

```
report_power_opt -file myopt.rep
```

The following example creates a file named myopt.rep and reports power optimization for the mctrl0 sub-hierarchy of the design:

report\_power\_opt -file myopt2.rep -cell mcore0/mctrl0



# **Guidelines to Maximize Power Saving with Power Optimization**

To maximize power savings when you run power optimization in the Vivado tools, you should run power optimization on the entire design and not exclude portions of the design. If you do not see anticipated power savings after enabling power optimization, make sure the design is properly constrained. Check to see if all registers in the design have been constrained, using the check\_timing command.

If the design has been constrained correctly, then review the design for potential coding styles that could impact power optimizations. The three areas of potential debug are the global set and reset signals, block RAM enable generation, and register clock gating. A low number of power optimization generated enables could indicate the need to review coding practices or options/properties set for design synthesis and implementation.

#### Global set and reset signals

Where possible, minimize the use of asynchronous set/reset signals especially to datapath or pipeline flip-flops as well as block RAMs (BRAM).

You should also consider constraining the global set and reset signals as <code>dont\_touch</code> during the power\_opt\_design step to avoid their use as enables. Note that setting <code>dont\_touch</code> property in HDL will cause every step in the flow to obey this property. It is recommended that this option is set up as an XDC constraint only for the power optimization step. Here is an example of how to do this:

```
set_property DONT_TOUCH true [get_cells u1]
```

Finally, ensure that the signal rate and probabilities of the global set and reset signals are set correctly prior to running power optimization and vectorless power estimation.

#### Slice registers and SRLs

A number of different reasons could explain why power\_opt\_design might not be able to generate clock enables for slice registers or SRLs in the design. Some examples are:

- Having combinatorial loops in the design
- Using set/reset signals at the flip-flops and SRLs that are sourced from primary inputs to the design
- Using asynchronous set/reset signals at the datapath flip-flops
- Large number of clock domains in the design preventing enables being generated due to clock domain crossing issues
- SRL sizes: Typically the larger the number of shift register stages in the SRLs, the more difficult it is to generate a single clock enable for all stages



#### Block RAMs

Block RAM (BRAM) rich designs are excellent candidates for power savings. Vivado uses a variety of optimization techniques to generate enables and save power. If BRAM gating coverage is low after using power\_opt\_design, some of the possible reasons could be:

- BRAMs are mainly FIFO18E1/FIFO36E1 cells. These cannot be optimized by the tool.
- Memories inferred or instantiated are mainly in true dual port (TDP) mode using asynchronous clocks on their A and B ports that cannot be optimized by power\_opt\_design.
- Use of asynchronous reset signals to either the BRAM themselves or to the address/write-enable flip-flops feeding the BRAMs.

#### **Preserving Timing After Power Optimization**

Power optimization works to minimize the impact on timing while maximizing power savings. However, in certain cases, if timing degrades after power optimization, you can employ a few techniques to offset this impact.

Where possible, identify and apply power optimizations only on non-timing critical clock domains or modules using the set\_power\_opt XDC command. If the most critical clock domain happens to cover a large portion of the design or consumes the most power, review critical paths to see if any cells in the critical path were optimized by power optimization. Note that objects optimized by power optimization have an IS\_CLOCK\_GATED property on them. Exclude these cells from power optimization.

To locate clock gated cells, you can use the following Tcl command:

```
get_cells -hier -filter {IS_CLOCK_GATED==1}
```

Vivado IDE users can use the Find dialog box (Figure 4-14) to locate these cells.






Figure 4-14: Finding Power Optimized Cells

A simpler alternative is to limit power optimization to BRAMs. This will minimize timing impact but its effectiveness will depend on the number of BRAMs present in the design and how effectively they have been gated.



# Tips and Techniques for Power Reduction

## Introduction

This chapter describes power reduction techniques and their expected effect on total device power. This information will help you evaluate your best options depending on your time, power budget, available resources, and freedom to change your design.

## **System Level Power Reduction**

## **Cooling Strategy**

Cooling strategy ensures that heat generated from the device is extracted and absorbed by the environment. These cooling strategies, which are generally available at the beginning of the design and become less feasible in the later stages, have a significant impact on the device static power:

- Increase the airflow.
- Lower the ambient temperature.
- Use a heat sink (or a larger heat sink), or select a different regulator.

## **Supply Strategy**

Voltage has a large effect on both static and dynamic power. Active control of the voltage level ensures the desired voltage is applied to the device.

## Use switching regulators.

Switching regulators are more power efficient than linear regulators, at the expense of requiring a higher component count.

### Use adjustable regulators.

Sense voltage as close as possible to the FPGA and to the highest consuming device if the same supply powers multiple FPGAs.

Select regulators with tight tolerances.



## **Device Selection**

### Select the best device for the product.

Increasingly, power is becoming one of the primary factors for selecting a device. Select the device that best meets your density, functionality, and performance requirements and will also meet your power budget.

#### Minimize the number of devices.

This saves space, I/O interconnect power, total leakage, and other factors. Typically, replacing multiple components (for example, processor and FPGA) with a single larger FPGA consumes less static power.

## Select the smallest device possible.

This reduces leakage. Typically in an FPGA family the same package may be available with different die sizes. You can, for instance, use a larger die during the prototyping and pre-series phase, then move to a smaller die for volume production.

## Select the largest package possible.

This increases heat dissipation. A larger package has a larger area to dissipate the die heat into the environment. A larger heat sink can be attached to the package upper side and more heat can escape onto the PCB via the bottom ball grid array.

### Use low voltage devices.

Some device families are available with a lower power option. The lower core voltage requirements translate into significant static and dynamic power savings.

## Use low leakage devices.

Some device families are available with a lower leakage or static power options in the form of specific speed or temperature grades. These devices may cost a bit more to purchase but you or the end user may be able to more than offset this with savings on the electricity bill or cooling hardware and system maintenance.



## **Design Level Power Reduction**

The following sections describe tips and techniques that can be applied to the design to meet your design's power budget.

Your design cycle will include a power closure phase under two main circumstances:

- You want to further optimize your design after constraints are met.
   OR
- Your design has exceeded its power budget.

## **Further Optimizing the Design After it Meets Constraints**

Typically at this stage in the development process you want to minimize changes to the RTL, board power supply, and cooling parameters, since this involves a lot of verification or PCB respin costs. However, you can experiment with different software options and constraints to optimize your logic and routing resource counts, configuration, and activity. This minimizes dynamic power and reduces static power at the same time. Depending on your design margins a 15% to 20% savings for your core dynamic power is a reasonable expectation, with some designs showing even more power reduction.

## My Power Budget is Exceeded! What Can I Do?

Typically at this stage the pressure to get the system to market is getting high and many parameters in your system are well defined, such as the board environment and cooling options. Even though this restricts the type of engineering rework you can do, the following methodology should help identify and focus on the highest potential areas for power reduction.

## Step 1: Which Power Budget is Exceeded?

GUI users can review the Summary view in the Vivado<sup>®</sup> Power Analysis report, and command line users can use the Summary section of the report file. The On-Chip and Supply Power tables provide a high-level view of the power distribution. Navigate the Summary view to determine the type and amount of power that exceeds your budget.

## Step 2: Identify the Area on Which to Focus

Review the different detailed views in the Vivado Power Analysis report or Xilinx Power Estimator. Analyze the environment parameters and the power distribution across the different resources used, the design hierarchy, and clock domains. When you find an area of the design where power seems high, the information following should help you determine the likely contributing factors.



## Step 3: Experiment

With the list of candidate areas in your design for power optimizations derived from the previous step, you can now sort this list from easiest to most involved and decide which optimization or experiment to perform next. The power tools allow you to do What If? analysis so you can quickly enter design changes and estimate the power implications without having to actually edit any code or constraint or rerun the implementation tools.

### **Use Device Resources More Efficiently**

#### Block RAM

- The amount of power block RAM consumes is directly proportional to the amount of time it is enabled. To save power, the block RAM enable can be driven Low on clock cycles when the block RAM is not used in the design. Block RAM Enable Rate, along with Clock rate, is an important parameter that must be considered for power optimization.
- Use the NO\_CHANGE mode in the TDP mode if the output latches remain unchanged during a write operation. This mode is the most power efficient. This mode is not available in the SDP mode because it is identical in behavior to WRITE\_FIRST mode.

#### I/O

I/O interfaces have to drive long distances with potentially more parasitic effects, hence they typically represent a large portion of the device power requirements.

### • V<sub>CCAUX</sub>

Use the lowest  $V_{CCAUX}$  possible. This minimizes both the static and dynamic power for this voltage supply.

#### Inputs

Limit usage of internally referenced input standards.

#### IODELAY

Set the HIGH\_PERFORMANCE\_MODE property on the IDELAY2 to FALSE. When FALSE, this property increases the output jitter, but consumes less power.

### IBUF LOW PWR

Set the IBUF\_LOW\_PWR property to TRUE on bidirectional and input I/Os. Make sure the design performance allows for this setting.



## I/O Configuration

Review the I/O standard, drive strength, and on-chip termination settings in the context of your performance needs and evaluate if you can use lower drive strength using tristatable DCI I/O standards (T\_DCI), get by without terminations, or use external terminations.

### Outputs

- Use the lowest slew/drive/voltage level supported by the receiving chip(s).
- No termination or series termination are preferred over parallel terminations. Signal integrity simulation tools can help with this determination.
- Consider whether using on-chip or off-chip termination is the best option given your device thermal budget, system cost, and board real estate requirements.
- Evaluate using lower voltage swing differential standards.
- Evaluate if your application allows you to use transceivers instead of large parallel busses.
- Evaluate the requirements of I/O features such as IBUF, IO DELAY, and others, and disable when performance allows.

#### Transceivers

- The GTX/GTH/GTP transceiver supports a range of power-down modes that may save power if applicable.
- There are two types of adaptive filtering available to the GTX/GTH receiver depending on system level trade-offs between power and performance. Optimized for power with lower channel loss, the GTX/GTH/GTP receiver has a power-efficient adaptive mode named the low-power mode (LPM).
- Each GTX/GTH/GTP transceiver provides support for generating the out-of-band (OOB) sequences described in the Serial ATA (SATA), Serial Attach SCSI (SAS) specification, and beaconing described in the PCI Express specification. If OOB sequence is not used, this could further save power.
- Pack the maximum number of transceivers into a single tile to minimize duplicating supporting circuits.

#### XADC

• The XADC can be powered down by writing to its Configuration register #2 (Address 0x42) from the DRP port during run time. Bits DI4 and DI5 of this register control the power-down for each channel.



To statically emulate power-down behavior in Vivado, the configuration registers can be set by entering this command in the Vivado Tcl console:

```
set_property INIT_42 {16'h0430} [get_cells <inst>]
where <inst> is the XADC instance.
```

The above command powers down both channels of the XADC.

## Logic

You can optimize the design description using these methods:

- Minimize asynchronous control signals which prevent logic optimization and use more routing resources.
- Minimize the number of control sets. A control set consists of the unique grouping of a clock, clock enable, set, reset, and, in the case of LUT RAM, write enable signals. Control set information is important because count limits or sharing of signals within a slice may occur. This varies with the FPGA architecture, and when the limit is reached can prevent proximity packing of related logic, which would increase routing resources.
- Add pipeline levels to minimize the size of combinatorial logic cones. This
  minimizes the propagation of glitches between registers until signals reach their
  final state at each clock cycle.
- Use resource time sharing. These techniques minimize device resource usage by time multiplexing different functions to the same hardware resources. This allows you to use a smaller device or can reduce placement and routing congestion, which will lower both static and dynamic core power.
- Processes which are slow and similar can be performed on the same resources instead of separate resources. This requires careful thinking for how to buffer, multiplex, initialize, and control the data to be processed. Typical applications for such optimization are similar parallel processes, such as processing multiple input sensors. Instead of having as many processing units as inputs, you could use a single processing unit and make it run faster, so it processes input channels one after the other while ensuring the same response time for each output. A Xilinx Power Estimator What If? estimation can help you decide whether the power savings are worth the engineering effort.
- Use the DSP and BlockRAM optional registers. For example, in DSP blocks the multiplier or MREG registers, when enabled, are the most power efficient implementation as they minimize the propagation of internal glitches between clock cycles.



### **Experiment Using the Vivado Power Optimizer Feature**

To maximize power savings when you run the power optimizer in the Vivado tools, you should run power optimization on the entire design and not exclude portions of the design. If you do not see anticipated power savings after enabling power optimization, the three areas of potential debug are the global set and reset signals, block RAM enable generation, and register clock gating. A low number of power optimization generated enables in this area could indicate the need to review coding practices or options/properties set for design synthesis and implementation.



**IMPORTANT:** In the Vivado tools, power optimization works to minimize the impact on timing while maximizing power savings. However, in certain cases, timing may degrade after power optimization. For techniques to offset this impact, see Preserving Timing After Power Optimization in Chapter 4.

### Global set and reset signals

Where possible, minimize the use of asynchronous set/reset signals especially to datapath or pipeline flip-flops as well as block RAMs (BRAMs).

You should also consider constraining the global set and reset signals as <code>dont\_touch</code> during the power\_opt\_design step to avoid their use as enables. Note that setting the <code>dont\_touch</code> property in HDL will cause every step in the flow to obey this property. It is recommended that this option is set up as an XDC constraint only for the power optimization step. Here is an example of how to do this:

```
set_property DONT_TOUCH true [get_cells u1]
```

Finally, ensure that the signal rate and probabilities of the global set and reset signals are set correctly prior to running power optimizer and vectorless power estimation.

### Slice registers and SRLs

A number of different reasons could explain why power\_opt\_design might not be able to generate clock enables for slice registers or SRLs in the design. Some examples are:

- Having combinational loops in the design
- Using set/reset signals at the flip-flops and SRLs that are sourced from primary inputs to the design
- Using asynchronous set/reset signals at the datapath flip-flops
- Large number of clock domains in the design preventing enables being generated due to clock domain crossing issues
- SRL sizes: Typically the larger the number of shift register stages in the SRLs, the more difficult it is to generate a single clock enable for all stages



#### Block RAMs

Block RAM (BRAM) rich designs are excellent candidates for power savings. Vivado uses a variety of optimization techniques to generate enables and save power. If BRAM gating coverage is low after using power\_opt\_design, some of the possible reasons could be:

- BRAMs are mainly FIFO18E1/FIFO36E1 cells. These cannot be optimized by the tool.
- Memories inferred or instantiated are mainly in true dual port (TDP) mode using asynchronous clocks on their A and B ports that cannot be optimized by power\_opt\_design.
- Use of asynchronous reset signals to either the BRAMs themselves or to the address/write-enable flip-flops feeding the BRAMs.

### **Experiment Within the Vivado Power Analysis Feature**

In the Vivado Report Power dialog box you can make adjustments then rerun the analysis to review the power implications for these factors:

- **Environment**: Includes thermal parameters, process, or voltages.
- **Design Activity**: Adjust the activity of nets or cells in the design. Change one item or change multiple items at a time. You can also change:
  - Clock domains: Adjust the switching frequency.
  - Glue logic: Adjust the dynamic activity rate.
  - I/Os: Adjust both static and dynamic activity probabilities. You can also adjust parameters for the external components connected to the device outputs, such as the load capacitance or the near-end board termination details.
  - Signals: Adjust the dynamic activity rate for data signals. For control signals you can also adjust the static probability to evaluate power under different Clock Enable, Set, or Reset scenarios.
  - Specific blocks: In addition to the dynamic activity probability you can also adjust the activity of control ports such as port enables or write enables on block RAMs.

### **Experiment Within Xilinx Power Estimator (XPE)**

In XPE you can import the Vivado power analysis results from modules developed by multiple sources to review the total power once these separate IP blocks are implemented in the device. You can also evaluate situations where you would have to change the netlist, and evaluate the power implications, without having to actually make the code changes. For your design core logic XPE works at a coarser resolution then the Vivado power analysis, since you cannot adjust each logic element or signal individually in XPE.



In XPE, you can also experiment with:

## Resource usage

Explore reducing the resource count. Try remapping pieces of logic from slice logic to dedicated blocks such as BRAM or DSP, and vice versa.

## Resource configuration

Explore using different configuration settings for the design I/Os, block RAMs, clock generators, and other resources.

## **Experiment Within RTL Code**

If you need to modify your RTL code to reduce power you can experiment with adding a pipeline or performing power retiming around high-activity logic such as carry chains and XOR functions. Although long paths with carry chains tend to be on slower clock domains, they exhibit more glitching activity, which increases the design power. Retiming or pipelining these paths is often beneficial.

## Step 4: Implement the Changes and Review the Power Saving

Once you have determined the best changes to make given your time, performance, and resource constraints, proceed with implementing them. It is worth mentioning that trying too many options or changes at once may not yield the best results because of potential conflicts or interactions between them. Best practice, if time allows, is to experiment with a few options at a time so you can evaluate their effect on power and other constraints before adding on other changes.



# Additional Resources and Legal Notices

## **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

## **Solution Centers**

See the <u>Xilinx Solution Centers</u> for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

## References

- 1. Vivado® Design Suite User Guide: Release Notes, Installation, and Licensing (UG973)
- 2. Vivado Design Suite Tcl Command Reference Guide (UG835)
- 3. Vivado Design Suite User Guide: Using Constraints (UG903)
- 4. Xilinx Power Estimator User Guide (UG440)
- 5. Vivado Design Suite Tutorial: Power Analysis and Optimization (UG997)
- 6. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 7. Vivado Design Suite QuickTake Video Tutorials
- 8. Vivado Design Suite Documentation



their respective owners.

## **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <a href="http://www.xilinx.com/legal.htm#tos">http://www.xilinx.com/legal.htm#tos</a>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos. © Copyright 2012–2014 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zyng, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of