
实验二 数据通路与状态机

PB17111623 范睿

逻辑设计

1. 排序


状态图:



状态解释:

共有七中状态(如图)。其中111为初始状态,每当rst为1时,current_state被置为111。当current_state为000,001,010,011,100此5种状态时,对s0~s3进行数据更新。当current_state为101时,有可能正在进行最后一次数据更新,或者进入结束阶段。

数据通路:




数据诵路解释:

- 1. current_state为一个上升沿触发的寄存器。它基于next_state和rst进行状态更新
- 2. next_state仅与current_state有关
- 3. s0根据current_state,与x0,s0,s1有关
- 4. s1根据current state,与x1,s0,s1,s2有关
- 5. s2根据current_state,与x2,s1,s2,s3有关
- 6. s3根据current state,与x3,s2,s3有关
- 7. done根据current_state,被置为0或1

2. 除法


状态图:



状态图解释:

图中共有六种状态。000为初始状态,每当rst有效时将current_state置为000;当current_state为001,010,011,100,101时,对x_next和y_next进行更新。每当clk上升沿到来时,对current_state和x_temp和y_temp进行更新。

数据通路:



数据诵路解释:

- 1. current state是一个时钟上升沿触发的寄存器,每当时钟上升沿到来时根据next state进行数据更新。
- 2. x_temp是一个时钟上升沿触发的寄存器,每当时钟上升沿到来时根据x_next进行数据更新。
- 3. y_temp是一个时钟上升沿触发的寄存器,每当时钟上升沿到来时根据y_next进行数据更新。
- 4. next state根据current state每时每刻更新
- 5. x next是一个寄存器,它根据current state和x temp1和x temp2的大小关系进行更新
- 6. x_temp1为x_temp左——位得到的结果 7. x_temp2为x_temp左——位再减y_temp+1后得到的结果
- 8. error当v等于0时被置为1
- 9. done当current state等于101时被置为1


核心代码

```
always @(*) begin
1
 2
       case (current_state)
 3
           //若current_state为000,表示初始状态,将x_next,y_next置为初始值
 4
           3'b000:begin
 5
               x_next = \{4'b0000, x\};
 6
               y_next = {y,4'b0000};
           end
 8
           //若当前状态非初始状态,根据x_temp1的高四位和y的大小关系将x_next置为相应值
9
           3'b001,3'b010,3'b011,3'b100:begin
10
                if (x_{temp1[7:4]} >= y)
11
                   x_next = x_temp2;
12
                else
13
                   x_next = x_temp1;
14
15
        endcase
    end
16
17
18
    always@(*)begin
19
       //x_temp1为x_temp左移一位的结果
20
       x_{temp1} = x_{temp} << 1;
21
       //x_temp2位x_temp左移一位再减去y_temp+1后的结果
22
        x_{temp2} = (x_{temp} << 1) - y_{temp} + 8'b00000001;
23
    end
```

此代码块实现x next和y next的更新。


仿真及下载结果

排序仿真:



排序下载:

除法仿真:



除法下载:

结果分析

根据仿真及结果来看,排序和除法的结果均正确。

实验总结

在本次试验中,我复习了状态机的实现和学习了除法的实现。状态机的实现的关键在于确定状态的个数以及状态更新的时刻及顺序。一般来说状态机在时钟上升沿更新,其他寄存器均是状态的函数。但在本次除法的实现中,我犯了一个错误。我本来没有这事x_next及y_next,而直接将上一次的x_temp赋给下一次的x_temp。这样做的结果是Behavior Simulation没有问题,但是Post-Implementation Functional Simulation和下载中,x_temp跳跃的很厉害,结果也产生(疯狂)跳跃。经过询问同学,我发现了问题,于是将x_temp和y_temp也设置成上升沿触发赋值的寄存器,新增x_next和y_next进行数据更新,解决了问题。

设计及仿真代码

排序设计代码:

```
1
    module RST(
 2
        input [3:0]x0,
 3
        input [3:0]x1,
 4
        input [3:0]x2,
 5
        input [3:0]x3,
 6
        input rst,
 7
        input clk,
 8
        output reg [3:0]s0,
 9
        output reg [3:0]s1,
10
        output reg [3:0]s2,
11
        output reg [3:0]s3,
12
        output reg done
13
        );
14
        reg [2:0]current_state;
15
        reg [2:0]next_state;
16
        reg [3:0]tmp;
17
        reg process_flag;
18
        reg [3:0]done_process;
19
20
        always@(current_state)begin
21
            case(current_state)
22
                 3'b111:next_state=3'b000;
23
                 3'b000:next_state=3'b001;
24
                 3'b001:next_state=3'b010;
25
                 3'b010:next_state=3'b011;
26
                 3'b011:next_state=3'b100;
27
                 3'b100:next_state=3'b101;
28
                 3'b101:next_state=3'b101;
29
             endcase
30
        end
31
32
        always@(posedge clk or posedge rst)begin
33
            if(rst)begin
34
                 current_state=3'b111;
35
36
             else current_state=next_state;
37
        end
38
39
        always@(posedge clk or posedge rst)begin
40
            if(rst)begin
41
                 s0 = x0;
42
                 s1 = x1;
43
                 s2 = x2;
44
                 s3 = x3;
```

```
45
            end
46
            else begin
47
                case(current_state)
48
                    3'b000:begin if(s0>s1) begin tmp = s0; s0 = s1; s1 = tmp; end end
49
                    3'b001: begin if(s1>s2) begin tmp = s1; s1 = s2; s2 = tmp; end end
                    3'b010:begin if(s2>s3) begin tmp = s2; s2 = s3; s3 = tmp; end end
50
51
                    3'b011:begin if(s0>s1) begin tmp = s0; s0 = s1; s1 = tmp; end end
52
                    3'b100:begin if(s1>s2) begin tmp = s1; s1 = s2; s2 = tmp; end end
53
                    3'b101:begin if(s0>s1) begin tmp = s0; s0 = s1; s1 = tmp; end end
54
                endcase
55
            end
56
        end
57
        always@(current_state)begin
58
            if(current_state==3'b101) done=1;
59
            else done=0;
60
        end
    endmodule
61
```

排序仿真代码:

```
module SRT_sim(
 1
 2
 3
         );
 4
         integer i;
 5
         reg [3:0]x0;
 6
         reg [3:0]x1;
 7
         reg [3:0]x2;
 8
         reg [3:0]x3;
 9
         wire [3:0]s0;
10
         wire [3:0]s1;
11
        wire [3:0]s2;
12
         wire [3:0]s3;
13
         reg clk;
14
         reg rst;
15
16
     RST
    R(.x0(x0),.x1(x1),.x2(x2),.x3(x3),.rst(rst),.clk(clk),.s0(s0),.s1(s1),.s2(s2),.s3(s3));
17
         initial begin
18
19
             c1k = 0;
20
             forever #1 clk = \simclk;
21
         end
         initial begin
22
23
             x0 = 4'b1111; //5
             x1 = 4'b1100; //3
24
25
             x2 = 4'b0000; //c
26
             x3 = 4'b0010; //a
27
         end
28
         initial begin
29
             rst = 0;
30
             #5 rst = 1;
31
             #1 rst = 0;
32
             #100000 \text{ rst} = 1;
33
             #1 rst = 0;
34
         end
    endmodule
```

除法设计代码:

```
1 module DIV(
2 input [3:0]x,
```

```
3
         input [3:0]y,
 4
         input clk,
 5
         input rst,
 6
         output [3:0]q,
 7
         output [3:0]r,
 8
         output error,
 9
         output done
10
         );
11
         reg [7:0] x_next, y_next;
12
         reg [7:0]x_temp;
13
         reg [7:0]y_temp;
14
         reg [7:0]x_temp1;
15
         reg [7:0]x_temp2;
16
         reg [2:0]current_state;
17
         reg [2:0]next_state;
18
         always@(current_state)begin
19
             case(current_state)
20
                  3'b000:next_state=3'b001;
21
                  3'b001:next_state=3'b010;
22
                  3'b010:next_state=3'b011;
23
                  3'b011:next_state=3'b100;
24
                  3'b100:next_state=3'b101;
25
                  3'b101:next_state=3'b101;
26
                 default:next_state=3'b101;
27
             endcase
28
         end
29
30
         assign \{r, q\} = x_{temp};
31
32
         always@(posedge clk or posedge rst)begin
33
             if (rst) begin
34
                  current_state <= 3'b000;</pre>
35
                 x_{temp} \leftarrow \{4'b0000, x\};
36
                 y_{temp} \ll \{y, 4'b0000\};
37
             end else begin
38
                  current_state <= next_state;</pre>
39
                 x_temp <= x_next;</pre>
40
                 y_temp <= y_next;</pre>
41
             end
42
         end
43
         assign error = (y == 0);
44
         assign done = (current_state == 3'b101);
45
46
         always @(*) begin
47
             case (current_state)
48
                  3'b000:begin
49
                      x_next = \{4'b0000, x\};
50
                      y_next = {y,4'b0000};
51
                  end
52
                  3'b001,3'b010,3'b011,3'b100:begin
53
                      if (x_{temp1}[7:4] >= y)
54
                          x_next = x_temp2;
55
                      else
56
                          x_next = x_temp1;
57
                  end
58
             endcase
59
         end
60
         always@(*)begin
61
62
             x_{temp1} = x_{temp} << 1;
```

除法仿真代码:

```
module DIV_sim(
 1
 2
 3
        );
 4
        reg [3:0]x;
 5
        reg [3:0]y;
 6
        reg clk;
 7
        reg rst;
 8
        wire [3:0]q;
9
        wire [3:0]r;
10
        integer i;
11
        DIV L(.x(x),.y(y),.clk(clk),.rst(rst),.q(q),.r(r));
12
        initial begin
13
            c1k = 0;
14
            forever \#50 clk = \simclk;
15
        end
16
        initial begin
17
            x = 4'b1111;
18
            y = 4'b0011;
19
        end
20
        initial begin
21
            rst = 0;
22
            #5 rst = 1;
23
            #5 rst = 0;
24
        end
25
    endmodule
```