


Zynq UltraScale+ RFSoc

The First Hardware Programmable
RF System-on-Chip (RFSoc)



- ✓ Zynq UltraScale+ MPSoC
- ✓ Integrated RF-Class Analog
- ✓ Soft-Decision Forward Error Correction (SD-FEC)


Monolithically Integrated RF-Analog on a Production Proven MPSoC Architecture

Monolithically Integrated



Hardened Engines

- PCIe Gen3 & Gen4
- 100G Cores





33G Transceivers

- 33Gb/s
- 28G Backplane Capable




Processing System

- Quad-Core A53 (64-bit)
- Dual-Core R5 (32-bit)



Programmable Logic

- 16nm FinFET
- UltraScale+ FPGA Fabric



DSP-Intensive

- 4,272 DSP slices
- 7,612 GMACs



Integrated Direct-RF
Analog-to-Digital Converters



Soft Decision Forward Error Correction

LDPC & Turbo Support




Integrated Direct-RF
Digital-to-Analog Converters

Platform Flexibility with Direct RF-Sampling


Traditional IF (*Intermediate Frequency*) Sampling

Signal conditioning **before** ADC sampling using **analog** components



- ✓ Power efficient
- ✗ Greater footprint due to multiple components
- ✗ Greater design effort due to BOM complexity
- ✗ Limited flexibility due to fixed components

Single Chip Adaptable Radio Platform



Integrating the RF Signal Chain

Key Target Markets and a Breadth of RF-Applications

WIRELESS


MASSIVE-MIMO
MACROCELL



4G/5G
MACROCELL



mmWAVE




- ▶ Power & Footprint for mMIMO
- ▶ Multi-band, multi-mode for Macro
- ▶ IF Digital Transceiver for mmWave 5G NR

AEROSPACE & DEFENSE

PHASED
ARRAY RADAR



MILCOM



- ▶ SW & HW Reconfigurable
- ▶ Full L-Band & S-Band Sampling
- ▶ Partial C-Band Direct Sampling

BREADTH OF RF APPLICATIONS


SATCOM



HIGH SPEED
RF TESTERS




Cable Access




- ▶ Test & Measurement
- ▶ Satellite Communications
- ▶ Cable Access

RF Data Converter IP Blocks


RF ADC GEN 1 Block Quad ADC Tile Configuration (ZU29DR)



RF ADC GEN 1 Block Dual Tile ADC Configuration (ZU25/27/28DR)




RF DAC GEN 1 Block Quad DAC Tile Configuration (ZU25,27,28,29DR)



Soft-Decision Forward-Error-Correction (SD-FEC)

Hard IP vs Soft IP



Zynq UltraScale+ RFSoc Gen 1 Product Table

		ZU21DR	ZU25DR	ZU27DR	ZU28DR	ZU29DR
Analog-Digital Signal Chain	12-bit, 4.096 GSPS ADC	-	8	8	8	—
	12-bit, 2.058 GSPS ADC	—	—	—	-	16
	14-bit, 6.554GSPS DAC	-	8	8	8	16
	SD-FEC	8	—	-	8	—
Processing System & Programmable Logic	Application Processor Core	Quad-core ARM Cortex-A53 MPCore up to 1.33GHz				
	Real-Time Processor Core	Dual-core ARM Cortex-R5 MPCore up to 533MHz				
	High Speed Connectivity	DDR4-2666, PCIe Gen3 x16, 100G Ethernet				
	Logic Density (System Logic Cells)	930K	678K	930K	930K	930K
	DSP Slices	4,272	3,145	4,272	4,272	4,272
	33G Transceivers (Max)	16	8	16	16	16
Packages	35mmx35mm	D1156	E1156	E1156	E1156	
	40mmx40mm		G1517	G1517	G1517	
	42.5mmx42.5mm					F1760

Zynq UltraScale+ RFSoc Gen 1 in Production

▶ All Devices in Production

- Lidded and Lidless all Available
- Vivado & SDK, documented flows




▶ ZCU111 Evaluation Kit – Shipping Now

- 8x8 Evaluation board equipped with ZU28DR Production Silicon
- Includes cables, filters and XM500 Balun Transformer Card





▶ RF Eval Tool: Targeted Reference Design Available now–

- Evaluate RF Capabilities through Ethernet for ZCU111
- Multiband configuration management
- User friendly GUI



▶ Available daughter cards

- Differential break-out card from Avnet
- Band 42 Balun daughter card available from partner Whizz Systems



ZU28DR SFDR at FS=3.93216GS/S, Fin=240MHz@-1dBFS




Figure 1: Xilinx UltraScale+ RFSoc 12-bit, ADC Fin = -1dBFS @ 240MHz, fs = 3.93216GSPS, SFDR measured from Xilinx RF Data Converter Evaluation Tool

ZU28DR ADC NSD at FS=3.93216GS/S, Fin=900MHz




Figure 9: NSD measurement of UltraScale+ RF-ADC on the RF Data Converter Evaluation Tool at 900MHz

ZU28DR DAC IMD at, Fout=900MHz @-7dBm Pout





Figure 11: UltraScale+ RF-DAC IM3 measurement with Dual-Tone input

Roadmap to Meet Current and Future Market Needs



Scalability Across the Portfolio

				Gen 1					Gen 2		Gen 3					
									(FDD Support)		(FDD Support)					



Thank You

