Performance Optimization with PerfExpert and MACPO

Jim Browne, Ashay Rane and Leo Fialho

ICS 2013





Agenda

Introduction

- Introduction
- 2 PerfExpert
- MACPO
- 4 GPU/Accelerators
- Closure







•000000



Agenda

Introduction

In the morning:

- **09:00** Introduction and motivation [Jim]
- **09:20** What PerfExpert can provide to you? [Leo]
- **09:30** Demo [*Leo*]
- **09:45** How PerfExpert does that? (opening Pandora's box) [Leo]
- **10:15** Extending PerfExpert [Leo]
- **10:30** (Coffee?) break [everyone, including you]
- **10:45** Hands on tutorial [all the team]
- 11:45 Morning closure [all the team]





000000



In the afternoon:

- **01:30** What MACPO can provide to you? [Ashay]
- **02:00** Demo [Ashay, Jim]
- **02:30** How MACPO does that? [Ashay]
- **03:15** (Coffee?) break [everyone, including you]
- **03:30** Hands on tutorial [Ashay]
- **04:00** Selecting code segments to run on GPUs/accelerators [Jim]
- **04:30** Enhancing PerfExpert with MACPO analysis [all the team]
- **04:45** Afternoon closure and future work [all the team]







Problem: HPC systems operate far below peak



Problem: HPC systems operate far below peak

Chip/node architectural complexity is growing rapidly



Problem: HPC systems operate far below peak

- Chip/node architectural complexity is growing rapidly
- Performance optimization for these chips requires deep knowledge of architectures, code patterns, compilers, etc.

Performance optimization tools





Problem: HPC systems operate far below peak

- Chip/node architectural complexity is growing rapidly
- Performance optimization for these chips requires deep knowledge of architectures, code patterns, compilers, etc.

Performance optimization tools

Powerful in the hands of experts



PerfExpert

Problem: HPC systems operate far below peak

- Chip/node architectural complexity is growing rapidly
- Performance optimization for these chips requires deep knowledge of architectures, code patterns, compilers, etc.

Performance optimization tools

- Powerful in the hands of experts
- Require detailed performance and system expertise





PerfExpert

Problem: HPC systems operate far below peak

- Chip/node architectural complexity is growing rapidly
- Performance optimization for these chips requires deep knowledge of architectures, code patterns, compilers, etc.

Performance optimization tools

- Powerful in the hands of experts
- Require detailed performance and system expertise
- HPC application developers are domain experts, not computer gurus



Problem: HPC systems operate far below peak

- Chip/node architectural complexity is growing rapidly
- Performance optimization for these chips requires deep knowledge of architectures, code patterns, compilers, etc.

Performance optimization tools

- Powerful in the hands of experts
- Require detailed performance and system expertise
- HPC application developers are domain experts, not computer gurus

Result: Many HPC programmers do not use these tools

(seriously)





```
Subgoals:
```





Subgoals:

• Make use of the tool as simple as possible





Subgoals:

- Make use of the tool as simple as possible
- Start with only chip/node level optimization





Subgoals:

- Make use of the tool as simple as possible
- Start with only chip/node level optimization
- Make it adaptable across multiple architectures





Subgoals:

- Make use of the tool as simple as possible
- Start with only chip/node level optimization
- Make it adaptable across multiple architectures
- Design for extension to communication and I/O performance





Subgoals:

Introduction

- Make use of the tool as simple as possible
- Start with only chip/node level optimization
- Make it adaptable across multiple architectures
- Design for extension to communication and I/O performance

Subgoals:

Introduction

- Make use of the tool as simple as possible
- Start with only chip/node level optimization
- Make it adaptable across multiple architectures
- Design for extension to communication and I/O performance

How to accomplish?

 Formulate the performance optimization task as a workflow of subtasks



Subgoals:

- Make use of the tool as simple as possible
- Start with only chip/node level optimization
- Make it adaptable across multiple architectures
- Design for extension to communication and I/O performance

- Formulate the performance optimization task as a workflow of subtasks
- Leverage the state-of-the-art: Build on the best available tools for the subtasks to minimize the effort and cost of development



Subgoals:

- Make use of the tool as simple as possible
- Start with only chip/node level optimization
- Make it adaptable across multiple architectures
- Design for extension to communication and I/O performance

- Formulate the performance optimization task as a workflow of subtasks
- Leverage the state-of-the-art: Build on the best available tools for the subtasks to minimize the effort and cost of development
- Automate the entire workflow



Subgoals:

- Make use of the tool as simple as possible
- Start with only chip/node level optimization
- Make it adaptable across multiple architectures
- Design for extension to communication and I/O performance

- Formulate the performance optimization task as a workflow of subtasks
- Leverage the state-of-the-art: Build on the best available tools for the subtasks to minimize the effort and cost of development
- Automate the entire workflow



0000000



The four stages of automatic performance optimization:

• Measurement and attribution (1)





- Measurement and attribution (1)
- Analysis, diagnosis and identification of bottlenecks (2)





- Measurement and attribution (1)
- Analysis, diagnosis and identification of bottlenecks (2)
- Selection of effective optimizations (3)





- Measurement and attribution (1)
- Analysis, diagnosis and identification of bottlenecks (2)
- Selection of effective optimizations (3)
- Implementation of optimizations (4)





The four stages of automatic performance optimization:

- Measurement and attribution (1)
- Analysis, diagnosis and identification of bottlenecks (2)
- Selection of effective optimizations (3)
- Implementation of optimizations (4)





The four stages of automatic performance optimization:

- Measurement and attribution (1)
- Analysis, diagnosis and identification of bottlenecks (2)
- Selection of effective optimizations (3)
- Implementation of optimizations (4)

Use of State-of-the-Art:

• HPCToolkit, MACPO based on ROSE (1)





The four stages of automatic performance optimization:

- Measurement and attribution (1)
- Analysis, diagnosis and identification of bottlenecks (2)
- Selection of effective optimizations (3)
- Implementation of optimizations (4)

- HPCToolkit, MACPO based on ROSE (1)
- PerfExpert Team (2 and 3)





The four stages of automatic performance optimization:

- Measurement and attribution (1)
- Analysis, diagnosis and identification of bottlenecks (2)
- Selection of effective optimizations (3)
- Implementation of optimizations (4)

- HPCToolkit, **MACPO** based on ROSE (1)
- PerfExpert Team (2 and 3)
- PerfExpert Team based on ROSE, PIPS, Bison and Flex (4)





The four stages of automatic performance optimization:

- Measurement and attribution (1)
- Analysis, diagnosis and identification of bottlenecks (2)
- Selection of effective optimizations (3)
- Implementation of optimizations (4)

- HPCToolkit, MACPO based on ROSE (1)
- PerfExpert Team (2 and 3)
- PerfExpert Team based on ROSE, PIPS, Bison and Flex (4)





Introduction

Uniqueness of PerfExpert:	





Uniqueness of PerfExpert:

 Nearly complete optimization first three stages of optimization for chip/node level





Introduction

- Nearly complete optimization first three stages of optimization for chip/node level
- Framework for implementing optimizations is complete and several optimizations are completed



- Nearly complete optimization first three stages of optimization for chip/node level
- Framework for implementing optimizations is complete and several optimizations are completed
- Integrates code segment focused and data structure based measurements (MACPO)





- Nearly complete optimization first three stages of optimization for chip/node level
- Framework for implementing optimizations is complete and several optimizations are completed
- Integrates code segment focused and data structure based measurements (MACPO)
- Workflow will apply to communication and I/O optimization as well





- Nearly complete optimization first three stages of optimization for chip/node level
- Framework for implementing optimizations is complete and several optimizations are completed
- Integrates code segment focused and data structure based measurements (MACPO)
- Workflow will apply to communication and I/O optimization as well





000000





000000

Unique properties of MACPO:

Multicore resolved traces





- Multicore resolved traces
- Code segment local measurement





- Multicore resolved traces
- Code segment local measurement
- Data structure specific traces





- Multicore resolved traces
- Code segment local measurement
- Data structure specific traces
- Order of magnitude lower overhead of measurement





Unique properties of MACPO:

Multicore resolved traces

- Code segment local measurement
- Data structure specific traces
- Order of magnitude lower overhead of measurement
- More accurate (associative) cache models





- Multicore resolved traces
- Code segment local measurement
- Data structure specific traces
- Order of magnitude lower overhead of measurement
- More accurate (associative) cache models
- Strides by data structure and code segment



- Multicore resolved traces
- Code segment local measurement
- Data structure specific traces
- Order of magnitude lower overhead of measurement
- More accurate (associative) cache models
- Strides by data structure and code segment
- Architecture "independent" metrics





- Multicore resolved traces
- Code segment local measurement
- Data structure specific traces
- Order of magnitude lower overhead of measurement
- More accurate (associative) cache models
- Strides by data structure and code segment
- Architecture "independent" metrics





- 2 PerfExpert
- 4 GPU/Accelerators







```
Performance report:
```





Performance report:

Introduction

Identification of bottlenecks by relevance



Performance report:

- Identification of bottlenecks by relevance
- Performance analysis based on performance metrics



Performance report:

- Identification of bottlenecks by relevance
- Performance analysis based on performance metrics
- Recommendations for optimization





Performance report:

Introduction

- Identification of bottlenecks by relevance
- Performance analysis based on performance metrics
- Recommendations for optimization





Performance report:

- Identification of bottlenecks by relevance
- Performance analysis based on performance metrics
- Recommendations for optimization

There are three possible outputs:

Performance report only





Performance report:

- Identification of bottlenecks by relevance
- Performance analysis based on performance metrics
- Recommendations for optimization

- Performance report only
- List of recommendations





Performance report:

- Identification of bottlenecks by relevance
- Performance analysis based on performance metrics
- Recommendations for optimization

- Performance report only
- List of recommendations
- Fully automated code transformation





Performance report:

- Identification of bottlenecks by relevance
- Performance analysis based on performance metrics
- Recommendations for optimization

- Performance report only
- List of recommendations
- Fully automated code transformation





```
Performance report:
                                                                             XAS
                                                                            12 / 42
```

Performance report:

Introduction

```
Loop in function compute() at mm.c:8 (99.8% of the total runtime)
ratio to total instrns
                  - floating point
                 100 *****************************
 - data accesses
                 25 ********
* GFLOPS (% max)
                : 12 *****
  - packed
                  0 *
  - scalar
                   12 *****
                 LCPI good.....okay.....fair.....poor.....bad....
performance assessment
* overall
                  3.0 >>>>>>>>>>
upper bound estimates
* data accesses
                  - L1d hits
                : 0.9 >>>>>>>>>>>>>>>
 - L2d hits
                - L2d misses
                : 6.9 >>>>>>>>>
                : 0.1 >
* instruction accesses
 - L1i hits
                : 0.0 >
                . 0.0 >
  - L2i hits
 - L2i misses
                . 0.1 >
* data TLB
                * instruction TLB
                  0.0 >
* branch instructions
                : 0.1 >>
 - correctly predicted : 0.1 >>
 - mispredicted
                : 0.0 >
* floating-point instr
                : 5.1 >>>>>>>>>
 - fast FP instr
                  5.1 >>>>>>>>>>>>>
 - slow FP instr
                  0.0 >
```

```
List of Recommendations:
```





List of Recommendations:

PerfExpert

Introduction

```
# Recommendations for mm.c:8
# This is a possible recommendation for this code segment
Recommendation ID: 31
Recommendation Description: change the order of loops
Recommendation Reason: this optimization may improve the memory access pattern and make it more
cache and TLB friendly
Pattern Recognizers: c_loop2 f_loop2
Code example:
loop i {
 loop j {...}
====> loop j {
 loop i {...}
```




Short Demo

Short demo




How PerfExpert does that: The Big Picture











































How PerfExpert does that: Analyzer








How PerfExpert does that: Analyzer








How PerfExpert does that: Analyzer








How PerfExpert does that: MACPO








How PerfExpert does that: MACPO








How PerfExpert does that: MACPO






















Introduction




































"recommendation selection functions" (SQL query)

Introduction







































 Acts as a "filter" trying to find (match) the right code transformer for a source code fragment (identified as bottleneck)



ion Phase Developed by Pattern Transformer code fragments to code fragments to the authors optimized code optimize and list of

















Code Transformation Phase


















Based on Bison and Flex



User Inte



Standard Compiler





code fragments to optimize and list of code transformer

Code Transformation Phase












ion Phase






- Language sensitive
- Based on Bison and Flex
- One recommendation may have multiple pattern recognizers













code fragments to optimize and list of code transformer

Code Transformation Phase


















- Based on Bison and Flex
- One recommendation may have multiple pattern recognizers
- Extendable: it is possible to write new grammars to recognize/ match/filter code fragments (to work with new "transformers")




Work

code











code fragments to optimize and list of code transformer










Code Transformation Phase






Introduction







• Implements the recommendation by applying source code transformation



















 Implements the recommendation by applying source code transformation



origi








 Implements the recommendation by applying source code transformation



COC

Work

Based on ROSE, PIPS or anything you want







Implements the recommendation by applying source code transformation



- May or may not be language sensitive
- Based on ROSE, PIPS or anything you want
- One code pattern may lead to multiple code transformers






















Code Transformation Phase





Diagnose and Recommendation Phase



- May or may not be language sensitive
- Based on ROSE, PIPS or anything you want
- One code pattern may lead to multiple code transformers
- Extendable: it is possible to write code transformers using any language you want



Input/output data

Introduction

origi soul

COC

Work Sci



code fragments to optimize and list of code transformer


Pattern code fragments to Recognizer optimize and list o (Bison/Flex) recommendation

Code Transformation Phase






How PerfExpert does that: Integrator








How PerfExpert does that: Integrator







How PerfExpert does that: Integrator









Introduction

Why is this performance optimization "architecture" strong?





Introduction

Why is this performance optimization "architecture" strong?

 Each piece of the tool chain can be updated/upgraded individually





How PerfExpert does that: Key Points

Why is this performance optimization "architecture" strong?

- Each piece of the tool chain can be updated/upgraded individually
- It is flexible: you can add new metrics as well as plug new tools to measure application performance



How PerfExpert does that: Key Points

Why is this performance optimization "architecture" strong?

- Each piece of the tool chain can be updated/upgraded individually
- It is flexible: you can add new metrics as well as plug new tools to measure application performance
- It is extendable: new recommendations, transformations and strategies to select recommendations (we are counting on you!)



How PerfExpert does that: Key Points

Why is this performance optimization "architecture" strong?

- Each piece of the tool chain can be updated/upgraded individually
- It is flexible: you can add new metrics as well as plug new tools to measure application performance
- It is extendable: new recommendations, transformations and strategies to select recommendations (we are counting on you!)
- Multi-language, **multi-architecture**, open-source and built on top of well-established tools (HPCToolKit, ROSE, PIPS, etc.)



How PerfExpert does that: Key Points

Why is this performance optimization "architecture" strong?

- Each piece of the tool chain can be updated/upgraded individually
- It is flexible: you can add new metrics as well as plug new tools to measure application performance
- It is extendable: new recommendations, transformations and strategies to select recommendations (we are counting on you!)
- Multi-language, **multi-architecture**, open-source and built on top of well-established tools (HPCToolKit, ROSE, PIPS, etc.)
- Easy to use and lightweight!









Adding performance metrics





- Adding performance metrics
- Optimization recommendations [entries on the SQL database]





- Adding performance metrics
- Optimization recommendations [entries on the SQL database]
- "Recommendation selection functions"





- Adding performance metrics
- Optimization recommendations [entries on the SQL database]
- "Recommendation selection functions"
- Pattern recognizers





- Adding performance metrics
- Optimization recommendations [entries on the SQL database]
- "Recommendation selection functions"
- Pattern recognizers
- Code transformers





Adding Performance Metrics





Adding Performance Metrics

```
code.section_info=Loop in function compute() at mm.c:8
code.filename=mm.c
code.line number=8
code.type=loop
code.function_name=compute
code.extra info=3
code.representativeness=99.8
perfexpert.ratio.data_accesses=0.25
perfexpert.instruction_accesses.L2i_hits=0.002
perfexpert.branch_instructions.mispredicted=0.0
perfexpert.floating-point_instr.fast_FP_instr=5.073
perfexpert.data_accesses.L2d_hits=1.846
```





Recommendation Selection Functions

Recommendation Selection Functions

```
SELECT r.id AS recommendation_id, SUM(
  (CASE c.short WHEN 'd-11' THEN
    (m.data_accesses_L1d_hits - (max * 0.1))
   ELSE O END) +
    ... ) AS score FROM recommendation AS r
JOIN metric AS m JOIN (SELECT MAX(
  m.data_accesses_L1d_hits, m.data_accesses_L2d_hits,
  ... ) AS max
  FROM metric AS m WHERE m.overall * 100 /
    (0.5 * (100 - m.ratio_floating_point) +
   m.ratio_floating_point) > 1
  AND m.id = @RID)
WHERE (r.loop <= @LPD AND m.code_type = 'loop') OR
  (r.loop IS NULL AND m.code_type = 'function')
  AND m.id = @RID
GROUP BY r.id ORDER BY score DESC;
```



Pattern Recognizers



Pattern Recognizers

```
nested_iteration_statement
: WHILE '(' exp ')' WHILE '(' exp ')' stmnt
| WHILE '(' exp ')' '' WHILE '(' exp ')' stmnt ''
| DO DO stmnt WHILE '(' exp ')' ';' stmnt WHILE '(' exp ')' ';'
| DO '' DO stmnt WHILE '(' exp ')' ';' '' WHILE '(' exp ')' ';'
| FOR '(' exp_stmnt exp_stmnt ')' FOR '(' exp_stmnt exp_stmnt ')' stmnt
| FOR '(' exp_stmnt exp_stmnt ')' '' FOR '(' exp_stmnt exp_stmnt ')' stmnt
| FOR '(' exp_stmnt exp_stmnt exp ')' FOR '(' exp_stmnt exp_stmnt exp ')' stmnt
| FOR '(' exp_stmnt exp_stmnt exp ')' '' FOR '(' exp_stmnt exp_stmnt exp ')' stmnt '':
```







```
Code Transformers
```





Code Transformers

```
create c_loop2 ../source/mm.c
activate INTERPROCEDURAL_SUMMARY_PRECONDITION
activate TRANSFORMERS_INTER_FULL
activate PRECONDITIONS_INTER_FULL
setproperty SEMANTICS_FIX_POINT_OPERATOR ''derivative''
module compute
apply LOOP_INTERCHANGE
loop_8
apply UNSPLIT[%PROGRAM]
close
quit
```



Accessing Stampede:

- ssh login@stampede.tacc.utexas.edu
- use the password that has been provided to you

Request a Compute Node:

- ./reserve
- now we are ready to go...





Hands on Tutorial

Accessing Stampede:

- cd 1
- perfexpert
- perfexpert -s mm.c mm
- grep -R "running time" *
- more mm.c
- more perfexpert-temp-zUKfkx7/1/fragments/new/mm.c
- perfexpert mm
- perfexpert -r 5 mm
- cd ../2
- perfexpert -m -s backprop.c backprop



Agenda

Introduction

What we saw in the morning:

- Introduction and motivation
- What PerfExpert can provide to you?
- Demo
- How PerfExpert does that? (opening Pandora's box)
- Extending PerfExpert
- Hands on tutorial
- Morning closure



What we saw in the morning:

- Introduction and motivation
- What PerfExpert can provide to you?
- Demo
- How PerfExpert does that? (opening Pandora's box)
- Extending PerfExpert
- Hands on tutorial
- Morning closure

What we will see in the afternoon:

How to enhance the application performance using memory access metrics (MAPCO)



- MACPO
- 4 GPU/Accelerators







Short Demo

Short demo



- 4 GPU/Accelerators











Mapping of code segments to accelerators is becoming one of the most methods for optimizing the performance of an application



Mapping of code segments to accelerators is becoming one of the most methods for optimizing the performance of an application

Problem: how to select those parts of an application which will benefit from execution on an accelerator?







Introduction

Optimize for multicore chip execution — PerfExpert, why?

- Optimize for multicore chip execution PerfExpert, why?
- Identify time consuming kernels in code PerfExpert

- Optimize for multicore chip execution PerfExpert, why?
- Identify time consuming kernels in code PerfExpert
- Eliminate kernels not easily mappable for SIMT/SIMD execution How?

- Optimize for multicore chip execution PerfExpert, why?
- Identify time consuming kernels in code PerfExpert
- Eliminate kernels not easily mappable for SIMT/SIMD execution How?
- Characterize the kernels suitable for SIMT/SIMD execution —
 What properties?

- Optimize for multicore chip execution PerfExpert, why?
- Identify time consuming kernels in code PerfExpert
- Eliminate kernels not easily mappable for SIMT/SIMD execution How?
- Characterize the kernels suitable for SIMT/SIMD execution —
 What properties?
- Rank appropriate kernels using the characteristics identified in the last step

- Optimize for multicore chip execution PerfExpert, why?
- Identify time consuming kernels in code PerfExpert
- Eliminate kernels not easily mappable for SIMT/SIMD execution How?
- Characterize the kernels suitable for SIMT/SIMD execution —
 What properties?
- Rank appropriate kernels using the characteristics identified in the last step
- Estimate cost of data movement

- Optimize for multicore chip execution PerfExpert, why?
- Identify time consuming kernels in code PerfExpert
- Eliminate kernels not easily mappable for SIMT/SIMD execution How?
- Characterize the kernels suitable for SIMT/SIMD execution —
 What properties?
- Rank appropriate kernels using the characteristics identified in the last step
- Estimate cost of data movement
- Look for refactorings that will enable leaving data on accelerator



- Optimize for multicore chip execution PerfExpert, why?
- Identify time consuming kernels in code PerfExpert
- Eliminate kernels not easily mappable for SIMT/SIMD execution How?
- Characterize the kernels suitable for SIMT/SIMD execution —
 What properties?
- Rank appropriate kernels using the characteristics identified in the last step
- Estimate cost of data movement
- Look for refactorings that will enable leaving data on accelerator
- \bullet Generate compiler annotations for translation of C/C++/Fortran to CUDA/OpenCL



Code Segments for SIMT/SIMD Execution

- Optimize for multicore chip execution PerfExpert, why?
- Identify time consuming kernels in code PerfExpert
- Eliminate kernels not easily mappable for SIMT/SIMD execution How?
- Characterize the kernels suitable for SIMT/SIMD execution What properties?
- Rank appropriate kernels using the characteristics identified in the last step
- Estimate cost of data movement
- Look for refactorings that will enable leaving data on accelerator
- Generate compiler annotations for translation of C/C++/F or translation of C/C++CUDA/OpenCL
- Suggest kernels needing new algorithms





Unsuitable Kernels



Unsuitable Kernels

Introduction

• Frequent TLB misses



Unsuitable Kernels

- Frequent TLB misses
- High fraction of branches





Unsuitable Kernels

- Frequent TLB misses
- High fraction of branches
- Cache conflicts across cores





Unsuitable Kernels

- Frequent TLB misses
- High fraction of branches
- Cache conflicts across cores
- Irregular access strides for kernel data structures



GPU/Accelerators

Unsuitable Kernels

Introduction

- Frequent TLB misses
- High fraction of branches
- Cache conflicts across cores
- Irregular access strides for kernel data structures

Characterizing "Good" Kernels

Computational intensity

Unsuitable Kernels

Introduction

- Frequent TLB misses
- High fraction of branches
- Cache conflicts across cores
- Irregular access strides for kernel data structures

- Computational intensity
- Pure "local" SPMD parallelism



Unsuitable Kernels

Introduction

- Frequent TLB misses
- High fraction of branches
- Cache conflicts across cores
- Irregular access strides for kernel data structures

- Computational intensity
- Pure "local" SPMD parallelism
- Streaming parallelism or vectorization



Unsuitable Kernels

Introduction

- Frequent TLB misses
- High fraction of branches
- Cache conflicts across cores
- Irregular access strides for kernel data structures

- Computational intensity
- Pure "local" SPMD parallelism
- Streaming parallelism or vectorization
- Regular access strides for data structures



Unsuitable Kernels

Introduction

- Frequent TLB misses
- High fraction of branches
- Cache conflicts across cores
- Irregular access strides for kernel data structures

- Computational intensity
- Pure "local" SPMD parallelism
- Streaming parallelism or vectorization
- Regular access strides for data structures
- Data reuse factor and data transfer volume



Unsuitable Kernels

Introduction

- Frequent TLB misses
- High fraction of branches
- Cache conflicts across cores
- Irregular access strides for kernel data structures

- Computational intensity
- Pure "local" SPMD parallelism
- Streaming parallelism or vectorization
- Regular access strides for data structures
- Data reuse factor and data transfer volume
- "Limited" recursion





```
Ranking "Good" Kernels
```



Ranking "Good" Kernels

Introduction

• Curve fit characteristics to speed-up measurements of kernels that have already been mapped



Ranking "Good" Kernels

- Curve fit characteristics to speed-up measurements of kernels that have already been mapped
- Sort by values of characteristics in some chosen order



Ranking "Good" Kernels

- Curve fit characteristics to speed-up measurements of kernels that have already been mapped
- Sort by values of characteristics in some chosen order
- Hold up your thumb?



Example



Example



Agenda

- Introduction
- 2 PerfExpert
- MACPO
- 4 GPU/Accelerators
- 6 Closure







Closure

Thank You



