

# 256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY

**AUGUST 2000** 

#### **FEATURES**

- High-speed access time:
   7, 8, 10, 12, and 15 ns
- CMOS low power operation
- Low stand-by power:
  - Less than 5 mA (typ.) CMOS stand-by
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- · Industrial temperature available

## **DESCRIPTION**


The *ISSI* IS61LV25616 is a high-speed, 4,194,304-bit static RAM organized as 262,144 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{CE}$  and  $\overline{OE}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{UB}$ ) and Lower Byte ( $\overline{LB}$ ) access.

The IS61LV25616 is packaged in the JEDEC standard 44-pin 400-mil SOJ, 44-pin TSOP Type II, 44-pin LQFP and 48-pin Mini BGA (8mm x 10mm).


## **FUNCTIONAL BLOCK DIAGRAM**




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Silicon Solution, Inc.




# PIN CONFIGURATIONS 44-Pin TSOP (Type II) and SOJ



## 44-Pin LQFP



## 48-Pin mini BGA



## **PIN DESCRIPTIONS**

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
<del>UB</del>	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vcc	Power
GND	Ground



## **TRUTH TABLE**

						I/O	PIN	
Mode	WE	CE	ŌĒ	<u>LΒ</u>	<del>UB</del>	I/O0-I/O7	I/O8-I/O15	Vcc Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	Icc
Read	H H H	L L L	L L L	L H L	H L L	Douт High-Z Douт	High-Z Dout Dout	Icc
Write	L L L	L L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Dın Dın	Icc

## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-45 to +90	°C
Vcc	Vcc Related to GND	-0.3 to +4.0	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

#### Note:

## **OPERATING RANGE**

Range	Ambient Temperature	7, 8, 10 ns Vcc	12 ns, 15 ns Vcc
Commercial	0°C to +70°C	3.3V +10%, -5%	3.3V ± 10%
Industrial	–40°C to +85°C	3.3V +10%, -5%	3.3V ± 10%

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., IoH = -4.0 mA		2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.0	Vcc + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>			-0.3	0.8	V
ILI	Input Leakage	GND ≤ Vin ≤ Vcc	Com. Ind.	-1 -5	1 5	μA
			mu.		<u>J</u>	
ILO	Output Leakage	GND ≤ Vout ≤ Vcc, 4	Com.	-1	1	μΑ
		Outputs Disabled	Ind.	<del>-</del> 5	5	

#### Notes:

# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

				<b>-7</b> ,	-8	-10		-12		-1		
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	Com. Ind.	_	260 300	=	260 300	=	240 280	_	220 250	mA
ISB	TTL Standby Current (TTL Inputs)	$\begin{aligned} & \text{Vcc} = \text{Max.,} \\ & \text{Vin} = \text{Vih or Vil} \\ & \overline{\text{CE}} \geq \text{Vih, f} = \text{fmax.} \end{aligned}$	Com. Ind.	_	85 95	_	85 95	_	75 85	_	65 75	mA
ISB1	TTL Standby Current (TTL Inputs)	$\begin{aligned} &\text{Vcc} = \text{Max.,} \\ &\text{Vin} = \text{Vih or Vil} \\ &\overline{\text{CE}} \geq \text{Vih, f} = 0 \end{aligned}$	Com. Ind.	_	20 25	_	20 25	_	20 25	_	20 25	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:controller} \begin{split} & \frac{\text{Vcc} = \text{Max.,}}{\text{CE}} \geq \text{Vcc} - 0.2\text{V,} \\ & \text{Vin} \geq \text{Vcc} - 0.2\text{V, or} \\ & \text{Vin} \leq 0.2\text{V, f} = 0 \end{split}$	Com. Ind.	_	10 15	_	10 15	_	10 15	_	10 15	mA

#### Note:

## CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

#### Note:

1. Tested initially and after any design or process changes that may affect these parameters.

<sup>1.</sup>  $V_{IL}$  (min.) = -2.0V for pulse width less than 10 ns.

<sup>1.</sup> At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. Shaded area product in development



# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-7	•	-8		-10	0	-12	2	-15	;	
Symbol	Parameter	Min.	Max.	Unit								
trc	Read Cycle Time	7	_	8	_	10	_	12	_	15	_	ns
taa	Address Access Time	_	7	_	8	_	10	_	12	_	15	ns
<b>t</b> oha	Output Hold Time	3	_	3	_	3	_	3	_	3	_	ns
tace	CE Access Time	_	7	_	8	_	10		12		15	ns
tDOE	OE Access Time	_	3.5	_	3.5	_	4	_	5	_	7	ns
thzoe(2)	OE to High-Z Output	_	2.5	_	3	_	4	_	5	0	6	ns
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	0	_	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	3	_	3	0	4	0	6	0	8	ns
tLZCE <sup>(2)</sup>	CE to Low-Z Output	2.5	_	3	_	3	_	3	_	3	_	ns
<b>t</b> BA	LB, UB Access Time	_	3	_	3.5	_	4	_	5	_	7	ns
thzb(2)	LB, UB to High-Z Output	0	2.5	0	3	0	3	0	4	0	5	ns
tLZB <sup>(2)</sup>	LB, UB to Low-Z Output	0	_	0	_	0	_	0	_	0	_	ns
<b>t</b> PU	Power Up Time	0	_	0	_	0	_	0	_	0	_	ns
<b>t</b> PD	Power Down Time	_	7	_	8	_	10	_	12	_	15	ns

#### Notes

Shaded area product in development

## **AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

## **AC TEST LOADS**





Figure 1 Figure 2

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.


<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )



## **READ CYCLE NO. 2<sup>(1,3)</sup>**



#### Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



# WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

Symbol	Parameter	-7 Min.	, Max.	-8 Min.	Max.	-1 Min.	0 Max.	-1: Min.	2 Max.	-1! Min.	5 Max.	Unit
twc	Write Cycle Time	7	_	8	_	10	_	12	_	15	_	ns
tsce	CE to Write End	5	_	5.5	_	8	_	8	_	10	_	ns
taw	Address Setup Time to Write End	5	-	5.5	-	8	_	8	_	10	_	ns
tha	Address Hold from Write End	0	_	0	_	0	_	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	0	_	0	_	0	_	ns
<b>t</b> PWB	LB, UB Valid to End of Write	5	_	5.5	_	8	_	8	_	10	_	ns
tpwe1	WE Pulse Width	5	_	5.5	_	8	_	8	_	10	_	ns
tpwe2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}} = \text{LOW}$ )	7	_	5	_	10	_	12	_	12	_	ns
tsd	Data Setup to Write End	3.5	_	4	_	6	_	6	_	7	_	ns
tho	Data Hold from Write End	0	_	0	_	0	_	0	_	0	_	ns
thzwe <sup>(2)</sup>	WE LOW to High-Z Output	_	3	_	3.5	_	5	_	6	_	7	ns
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	2	_	2	_	2	_	2	_	2	_	ns

### Notes:


Shaded area product in development

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)




## Notes:


- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs and at least one of the  $\overline{LB}$  and  $\overline{UB}$  inputs being in the LOW state. 2. WRITE =  $(\overline{CE})$  [  $(\overline{LB})$  =  $(\overline{UB})$  ] ( $\overline{WE}$ ).



WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)




# WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)





WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



#### Notes:

- 1. The internal Write time is defined by the overlap of  $\overline{CE} = LOW$ ,  $\overline{UB}$  and/or  $\overline{LB} = LOW$ , and  $\overline{WE} = LOW$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsp, that timing is referenced to the rising or falling edge of the signal that terminates the Write.

  2. Tested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
- 3.  $\overline{\text{WE}}$  may be held LOW across many address cycles and the  $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$  pins can be used to control the Write function.



## **ORDERING INFORMATION**

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
7	IS61LV25616-7T	TSOP (Type II)
	IS61LV25616-7K	400-mil SOJ
	IS61LV25616-7LQ	LQFP
	IS61LV25616-7B	Mini BGA (8mm x 10mm)
8	IS61LV25616-8T	TSOP (Type II)
	IS61LV25616-8K	400-mil SOJ
	IS61LV25616-8LQ	LQFP
	IS61LV25616-8B	Mini BGA (8mm x 10mm)
10	IS61LV25616-10T	TSOP (Type II)
	IS61LV25616-10K	400-mil SOJ
	IS61LV25616-10LQ	LQFP
	IS61LV25616-10B	Mini BGA (8mm x 10mm)
12	IS61LV25616-12T	TSOP (Type II)
	IS61LV25616-12K	400-mil SOJ
	IS61LV25616-12LQ	LQFP
	IS61LV25616-12B	Mini BGA (8mm x 10mm)
15	IS61LV25616-15T	TSOP (Type II)
	IS61LV25616-15K	400-mil SOJ
	IS61LV25616-15LQ	LQFP
	IS61LV25616-15B	Mini BGA (8mm x 10mm)

 $Shaded\,area\,product\,in\,development$ 

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
8	IS61LV25616-8TI IS61LV25616-8KI IS61LV25616-8LQI IS61LV25616-8BI	TSOP (Type II) 400-mil SOJ LQFP Mini BGA (8mm x 10mm)
10	IS61LV25616-10TI IS61LV25616-10KI IS61LV25616-10LQI IS61LV25616-10BI	TSOP (Type II) 400-mil SOJ LQFP Mini BGA (8mm x 10mm)
12	IS61LV25616-12TI IS61LV25616-12KI IS61LV25616-12LQI IS61LV25616-12BI	TSOP (Type II) 400-mil SOJ LQFP Mini BGA (8mm x 10mm)
15	IS61LV25616-15TI IS61LV25616-15KI IS61LV25616-15LQI IS61LV25616-15BI	TSOP (Type II) 400-mil SOJ LQFP Mini BGA (8mm x 10mm)

Shaded area product in development



# Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774

Fax: (408) 588-0806 E-mail: sales@issi.com