

Dominic Burgi and Jeremiah Kalmus

ECEGR 2220

Lab 6

Our microprocessor was built using 5 primary stages. They are the program counter, the register bank, the control system, the ALU, and the memory. In lab 6, our primary goal was to implement the program counter, the control system, and connect all of the components together, including the provided instruction memory. Lab 6 used two files to accomplish this. The first was the ProcElements file which had some MUXs, the control logic, and the program counter. The second was the Processor file itself, which housed all of the primary port mapping for the final project.

The biggest hurdle in the ProcElements file was correctly implementing all of the control logic. To tackle this issue, we systematically went through the control architecture's outputs, one by one, and deduced the correct outputs for each given opcode and funct the control could receive. After creating the control, the muxes were very simple, and the program counter was also not a problem.

The Processor file is what brought all of our pieces together to build the actual unit. This required a high volume of signals of varying sizes, which functioned as all of the internal connections between our various components. Keeping these signals straight was at first a bit of a struggle, but in the end we wired them all correctly. The final validation of our design was seen in the simulation wave, and we observed that s7 ended storing the value 4, and the memory ended storing the correct pattern. We know these were the correct results because we were able to compare them to the values ending in these locations in QtSpim. That is what the instruction memory was doing, it was looping through values and building a pattern in memory.

Truth Tables

RegSrc:

Input (opcode and funct)	Output
000000 and 000000	1
000000 and 000010	1
Others	0

RegDst:

Input (opcode)	Output
001000	0
001101	0
100011	0
Others	1

Branch:

Input (opcode)	Output
000100	00
000101	01
Others	10

MemtoReg:

Input (opcode)	Output
100011	0
Others	1

ALUOp:

Input (opcode and funct)	Output
000000 and 100000	00000
000000 and 100010	00001
000000 and 100100	00100
000000 and 100101	01000
000000 and 000010	10000
000000 and 000000	10001
001000 and XXXXXX	00010
001101 and XXXXXX	01001
101011 and XXXXXX	00010
100011 and XXXXXX	00010
000100 and XXXXXX	00001
000101 and XXXXXX	00001
Others	<i>ZZZZZ</i>

MemWrite:



Input (opcode)	Output
101011	1
Others	0


ALUSrc:

Input (opcode AND funct)	Output
001000 and XXXXXX	1
001101 and XXXXXX	1
100011 and XXXXXX	1
101011 and XXXXXX	1
000000 and 000000	1
000000 and 000010	1
Others	0


RegWrite:

Input (opcode)	Output
000000	clk
001000	clk
001101	clk
100011	clk
Others	Z







300 ns



400 ns




500 ns



600 ns





850 ns (Final State) s7 reads 4

Name	Value	Kind	Mode
DataIn	32'h00000000	Signal	In
DataOut	32'hZZZZZZZZ	Signal	Out
i_ram	{32'h00000000} {32'h00001110} ...	Signal	Internal
(0)	32'h00000000	Signal	Internal
(1)	32'h00001110	Signal	Internal
(2)	32'h00004440	Signal	Internal
(3)	32'h00003330	Signal	Internal
(4)	32'h00000001	Signal	Internal
(5)	32'h00002220	Signal	Internal
(6)	32'h00008880	Signal	Internal
(7)	32'h00006660	Signal	Internal
(8)	32'h00000002	Signal	Internal
(9)	32'h00004440	Signal	Internal
(10)	32'h00011100	Signal	Internal
(11)	32'h0000CCCC0	Signal	Internal
(12)	32'h00000003	Signal	Internal
(13)	32'h00008880	Signal	Internal
(14)	32'h00022200	Signal	Internal
(15)	32'h00019980	Signal	Internal
(16)	32'h00000004	Signal	Internal
(17)	32'h00011100	Signal	Internal
(18)	32'h00044400	Signal	Internal
(19)	32'h00033300	Signal	Internal
(20)	32'h00000000	Signal	Internal
(21)	32'h00000000	Signal	Internal

850 ns (Final Memory State)

Int Regs [16]		Data	
PC	= 400070	User data segment [10000000]..[10040000]	
EPC	= 0	[10000000]	00000000 00001110 00004440 00003330 @ D . . 0 3 . .
Cause	= 0	[10000010]	00000001 00002220 00008880 00006660 " ^ f . .
BadVAddr	= 0	[10000020]	00000002 00004440 00011100 0000cccc @ D "
Status	= 3000ff10	[10000030]	00000003 00008880 00022200 00019980 " D 3 . .
		[10000040]	00000004 00011100 00044400 00033300 D 3 . .
HI	= 0	[10000050]..[1003ffff]	00000000
LO	= 0	User Stack [7ffff0ec]..[80000000]	
R0 [r0]	= 0	[7ffff0ec]	00000001
R1 [at]	= 0	[7ffff0f0]	7ffff1e7 00000000 7ffffde 7ffffbf
R2 [v0]	= 4	[7ffff100]	7ffff95 7ffff5e 7ffff22 7ffffef1 ^ "
R3 [v1]	= 0	[7ffff110]	7ffffed4 7ffffeb0 7ffff9c 7ffffe8f
R4 [a0]	= 1	[7ffff120]	7ffffe84 7ffffe58 7ffffe20 7ffffdee X
R5 [a1]	= 7ffff0f0	[7ffff130]	7ffffdd4 7ffffda7 7ffffd92 7ffffd74 t
R6 [a2]	= 7ffff0f8	[7ffff140]	7ffffd65 7ffffd19 7ffffcb8 7ffffc83 e
R7 [a3]	= 0	[7ffff150]	7ffffc6c 7ffffc51 7ffffc43 7ffff722 Q C
R8 [t0]	= 0	[7ffff160]	7ffff6e4 7ffff6c9 7ffff6ac 7ffff664 d
R9 [t1]	= 0	[7ffff170]	7ffff652 7ffff63a 7ffff61f 7ffff5fb R
R10 [t2]	= 0	[7ffff180]	7ffff5d2 7ffff5b4 7ffff53c 7ffff525 < %
R11 [t3]	= 0	[7ffff190]	7ffff4fe 7ffff4ea 7ffff4c3 7ffff4b4
R12 [t4]	= 0	[7ffff1a0]	7ffff49e 7ffff474 7ffff44b 7ffff407 t K
R13 [t5]	= 0	[7ffff1b0]	7ffff3ec 7ffff3d8 7ffff3c6 7ffff3a8
R14 [t6]	= 0	[7ffff1c0]	7ffff356 7ffff304 7ffff2cd 7ffff29a V
R15 [t7]	= 0	[7ffff1d0]	7ffff279 7ffff267 7ffff24f 7ffff209 y g O
R16 [s0]	= 5	[7ffff1e0]	00000000 43000000 73552f3a 2f737265 C : / U s e r s /
R17 [s1]	= 10000040	[7ffff1f0]	6d6c616b 316a7375 776f442f 616f6c6e k a l m u s j 1 / D o w n l o a
R18 [s2]	= 11100	[7ffff200]	612f7364 732e7070 6e697700 73776f64 d s / a p p . s . w i n d o w s
R19 [s3]	= 44400	[7ffff210]	6172745f 676e6963 676f6c5f 656c6966 t r a c i n g _ l o g f i l e
R20 [s4]	= 33300	[7ffff220]	5c3a433d 42545642 545c6e69 73747365 = C : \ B V T B i n \ T e s t s
R21 [s5]	= 5	[7ffff230]	736e695c 6c6c6174 6b636170 5c656761 \ i n s t a l l p a c k a g e \
R22 [s6]	= 0	[7ffff240]	6c697363 6966676f 6c2e656c 7700676f c s i l o g f i l e . l o g . w
R23 [s7]	= 4	[7ffff250]	6f646e69 745f7377 69636172 665f676e i n d o w s _ t r a c i n g _ f
R24 [t8]	= 0	[7ffff260]	7367616c 7700333d 69646e69 3a433d72 l a g s = 3 . w i n d i r = C :
R25 [t9]	= 0	[7ffff270]	6e69575c 73776f64 49445700 41505f52 \ W i n d o w s . W D I R _ P A
R26 [k0]	= 0	[7ffff280]	58565344 315f315f 5c3a433d 53444150 D S V X _ 1 _ 1 = C : \ P A D S
R27 [k1]	= 0		

QTSpin results match VHDL final state

One way to improve the test program is to incorporate all applicable instructions. The current test program does not have tests for AND, OR, ORI, and SRL. If we incorporated these, the test program will be fully inclusive for all operations possible in our microprocessor.