





CRNCH Rogues Gallery - Tutorial Introduction



Presented by: Jeffrey Young
CRNCH Rogues Gallery Director

Rogues Gallery – Timeline



2017


2018

2019

2020

2021

Current Rogues Gallery Stats




Rogues Gallery Users

- ~10 VMs, 12 servers, numerous boards
- 145 users overall; 26 external users
- 120+ students supported via TechFee associated work in 2020-2021


New Hardware in 2020

- Pynq and FPGA cluster (GT TechFee)
- Arm A64FX (NSF Hive project)
- EDR IB Switch, Bluefield SoC, and InnovaFlex networking



The Rogues Gallery is a **disaggregated testbed**.

Rogues Gallery: A Community Research Infrastructure for Post-Moore Computing



The Rogues Gallery is now an NSF funded post-Moore testbed for CISE researchers and the community

CNS-2016701, \$1.3M over 3 years

Supports deploying:

- Rack-scale Lucata Pathfinder 16 node system
- Neuromorphic accelerators
- Smart networking and 5G equipment
- Backend infrastructure

This grant focuses on **community engagement and post-Moore training**

“More Moore”

*Traditional Computation
and Prototype Accelerators*



***Post-Moore computing also includes
evolutions to traditional architectures!***

CRNCH recently deployed one of the few open-access Arm A64FX systems as part of the NSF Hive program (OAC-1828187)


- 48 core Arm CPUs with 32 GB of HBM
- Focuses on streaming and low-locality workloads
- First commercial Arm processors with SVE support

FPGAs continue to be important for prototyping novel accelerators

- See the Vortex GPGU as an example of a new RISC-V based FPGA accelerator
vortex.cc.gatech.edu

Near-memory Computing

(1) Near-memory Computation and Data Rearrangement



Related Work:

Emu: Brian Page, Peter Kogge, “Scalability of Streaming on Migrating Threads”, HPEC 2020

Optane: Tony Mason, Thaleia Dimitra Doudali, Margo Seltzer, Ada Gavrilovska, “Unexpected Performance of Intel® Optane™ DC Persistent Memory”, CAL 2020

Sparse data and data movement costs will continue to dominate application concerns for the near future leading to opportunities for near-memory computing

This tutorial includes the debut of the Lucata Pathfinder 2 chassis system



- ~8X the processing elements with faster clocks, improved networking, and software stack
- Bolstered by related NSF projects and efforts like a Kokkos backend for Emu Cilk and GraphBLAS support

Optane NVDIMMs allow for large capacity workloads in traditional server platforms

FPGAs again provide a “near-memory” accelerator platform with on-board HBM

Neuromorphic Computing

(2) Neuromorphic Accelerators



Increased energy consumption by new AI algorithms necessitates a shift to more efficient neural-focused architectures

The CCRI will fund the development of a “large-scale” Field Programmable Analog Array (FPAAs) based on designs by Dr. Hasler’s group

- The FPAAs provides a mixed analog/digital design platform with open-source tooling
- A multi-chip deployment will enable larger SNNs based on hhNeuron-inspired blocks


Georgia Tech is also working with ORNL researchers to deploy their digital neural architecture Caspian on FPGAs

- μ Caspian fits 256 neurons and 4096 synapses on a tiny FPGA!

FPAAs: Jennifer Hasler, “Large-Scale Field-Programmable Analog Arrays”, *Proceedings of IEEE 2020*

CASPIAN: <https://csmd.ornl.gov/highlight/caspian-neuromorphic-development-platform>

Novel Networking




Computation will increasingly move into the network as a means to further reduce data movement. Similarly edge computing will shift processing of data to lower-power devices.


SmartNICs like the NVIDIA Bluefield SoC and QSPF enabled FPGAs enable opportunities for “in-network computing” focused on processing large data sets and data-intensive simulations

- The CCRI enables us to deploy several different SmartNIC accelerators for this purpose

E.g. AR/VR gaming



Students working with Drs. Gavrilovska and Bhardwaj are developing next-generation “mobile edge computing” and 5G



A screenshot of a JupyterLab interface. The top bar shows "JupyterLab" and "localhost:59801/lab". The left sidebar shows a file explorer with "rg_quantum_fall2020". The main area shows a code editor with the following code:


```
[1]: import numpy as np
    from qiskit import *
    from qiskit.circuit.random import random_circuit
    %matplotlib inline

[2]: qubits = np.random.randint(2,4)
    depth = np.random.randint(1,10)
    circ_u = random_circuit(qubits, depth)
    circ = circ_u.combine(circ_u.inverse())
    circ.measure_all()

[8]: circ_u.draw('mpl')

[9]:
```

Below the code, there are two circuit diagrams. The first is a small circuit with two qubits, q0 and q1, and gates S1, R2, and R3. The second is a larger circuit with two qubits, q0 and q1, and gates S1, R2, R3, and S2, followed by measurement gates.



Quantum computing education is on a robust growth path while hardware remains expensive and limited. However, there are tremendous opportunities for tools, algorithms, and compilers.

CRNCH does not officially support quantum hardware, but we do provide access to common toolkits like QISKIT, QCOR, AIDES-QC, and JaqalPaq via VMs

- Jupyter notebooks can be accessed remotely via RG!

Future work is focused on software and scheduling development to support novel testbeds like GTRI's ion trap testbed (currently in use for DARPA ONISQ).

Rogues Gallery: Enabled Research Threads

CISE Enabled Research Pillars

Sparse/Irregular HPC

- Graph analytics
- Scientific Computing
- Database and Big Data Acceleration



HW/SW Codesign

- Polyhedral compilation,
- Design of libraries, runtimes, APIs for novel devices
- Benchmarking and characterization

Machine Learning

- Low-power edge AI
- Autonomous vehicles
- SLAM for robotics
- Dynamic and life-long learning



Next-generation Networking

- 5G software stacks
- Edge computing services
- In-situ and encrypted data analysis
- Data reduction and line-speed DSP

Rogues Gallery Hardware and Software Support

- Emu Pathfinder
- FPGA+HBM
- CASPIAN
- Tensor, Streaming Graph APIs
- ARM A64FX

- Emu Pathfinder
- FPGAs + RISC-V
- Optane
- Kokkos, Habanero-C runtimes

- FPAA and CASPIAN
- EMU Pathfinder
- FPGAs
- RASP/TENNLab SW
- Emu Scikit-learn

- Ettus USRP-2947 and Ettus E-320
- Mellanox Bluefield NICs
- FPGAs
- FPAA and CASPIAN

RG CCRI PIs and Personnel

Co-PIs



Tom Conte



Ada Gavrilovska



Jennifer Hasler



Rich Vuduc



Alex Daglis



Semir Sarajlic

Senior Personnel



Will Powell



Jeff Valdez

Technical Support

Vertically Integrated Projects (VIP) Team

- Undergraduate research opportunity for credit; teams are self-directed with guidance from faculty.
- Current projects:
 - NeuroCar – implement sensing and control using SNNs with Nengo FPGA platform; replicate results of the autonomous GT Rally Car with lower power
 - Qubit allocation optimization – evaluate techniques using IBM's Q experience and ORNL's XACC and attempt to build a linear systems algorithm approach to test possible solutions
 - No-history branch prediction – sort the register file on the fly to assist with branch prediction and limit security vulnerabilities



Rogues Gallery – Engagement Opportunities

Request an account on the Rogues Gallery

- <http://crnch.gatech.edu/request-rogues-access>

Corporate sponsorships/partnerships

- CRNCH Rogues Gallery is set up to help test computing hardware for interested external industry partners as part of sponsorship and partnership agreements.

Vertically Integrated Projects (VIP) team

- Suggest project ideas for our undergraduates to work on!
- Learn more at <https://www.vip.gatech.edu/teams/future-computing-rogues-gallery>




Today's Tutorial

Tutorial schedule and resources at
github.com/gt-crunch-rg/pearc-tutorial-2021


We will use notebook.crunch.gatech.edu as a front-end for running simulations and accessing the Pathfinder

Ask questions in the Pathable chat and/or join our Slack channel gt-crunch-rg.slack.com



Today's Tutorial - Schedule

| Time | Topic | Notes | Presenter |
|-------------|--|--|---------------------------|
| 8:00 AM PDT | Overview and Introduction | Introduction to the Rogues Gallery Testbed and particulars for this tutorial | Jeff Young |
| 8:20 | Introduction to the Lucata Pathfinder-S System | | Janice McMahon |
| 9:00 | BREAK | | |
| 9:10 | Emu Workflow, Hello World, SpMV | | Janice, Jeff |
| 10:00 | BREAK | | |
| 10:10 | Emu Profiling, Data replication | | Jason Riedy, Janice, Jeff |
| 11:00 | AFTERNOON LONGER BREAK | | |
| 11:40 | Hands-On Investigation with Emu Pathfinder | Attendees will then test their new knowledge of the Emu system | |
| 12:20 | BREAK | | |
| 12:30 | Migrating Thread Use Case - Wildebeest | | Brian Page |
| 1:00 | Near-memory Optimizations; Hands On | Discussion of more advanced optimizations and time to work on example code | |
| 2:00 | BREAK | | |
| 2:10 | Discussion of future workflows | We will discuss how users can use the Pathfinder with Scikit-Learn, GraphBLAS, Kokkos, and other frameworks in the near future | Jeff |
| 2:40 | Wrap-up | | Jeff |



This work is supported by:

- Hardware donations by Micron, Xilinx, and Intel
- NSF Rogues Gallery (CNS-2016701), NSF “Hive” Project (OAC-1828187), the NSF SuperSTARLU project (OAC-1710371), and IARPA.
- Sandia National Laboratory supports the Rogues Gallery VIP undergraduate research class, and parts of this research have been funded through the Laboratory Directed Research and Development (LDRD) program at Sandia. Sandia National Laboratories is a multi-mission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC., a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy’s National Nuclear Security Administration under contract DE-NA-0003525.