

# Montgomery Multiplication

## *Timing Analysis: Architecture 2*

### I. Latency:

With 1024 bit parameters, and 32 bit words, we will have:

$$1024 + 33 - 1 = 1056 \text{ clock cycles for a single multiplication}$$

### II. Time Between Operations:

If we disregard the SIPO/PISO logic, we can achieve a difference in time between operations of approximately 0. Due to this added logic, it will require us (operand size / word size) registers to cycle the data in, followed by an equal number of registers to convert the data out to allow for smaller usage of I/O Buffers.

### III. Throughput:

Assuming no external logic, we can achieve a throughput of  $(183.45 \cdot 10^6) / 1056$ , which is approximately 173721 multiplications per second, given  $T_{CLK} = 5.451 \text{ ns}$  for word size of 32 bits. With 173721 multiplications per second, we are dealing with  $173721 \cdot 1024 \text{ bps}$  of data computed.