

Version 1.5, June 24, 2003

# **Xport 2.0 User Guide**

#### Quickstart

The steps below will guide you through the Xport installation and setup. You will need the following:

- ✓ PC running Windows 9x/Me/NT/2000/XP with a parallel port, 250 Mbytes of available hard drive space and administrator privileges.
- ✓ Xport software installation CD
- ✓ Xport 2.0
- ✓ Parallel Port Interface and 10-pin ribbon cable
- ✓ Game Boy Advance (GBA) or GBA SP
- Insert the Xport into GBA cartridge slot. Figures 1 and 2 show the Xport before and after it is fully engaged. Note the orientation of the Xport. The two 34-pin user connectors are facing downward. This applies to both the original GBA and the GBA SP.
- Verify that the Xport is functioning by turning on the GBA. You should see the "Xport is working" text on the screen and the flashing red and green LEDs after the Nintendo logo sequence. This verifies that the Xport is working properly.
- 3. Insert the Xport Software CD into your PC's CD-ROM drive and run "setup.exe". This will install the Xport utilities, Cygwin, GCC, eCos, source code and examples.
- 4. Plug the Parallel Port Interface into your PC's parallel port.
- 5. With the GBA powered off, plug one end of the 10-pin ribbon cable into the Parallel Port Interface and the other end into the Xport's Cport. Refer to **Figures 3** and 4.
- 6. Bring up the "Xport shell". This can either be found on the desktop or through the Start menu (Start->Programs->Xport). Change directories into helloworld\_c by typing "cd examples/helloworld\_c".
- 7. Run "make upload". This will configure the Xport logic and flash, but before it does so, it will ask you to toggle the GBA power switch. Toggling the power is necessary before any programming operation.
- 8. After programming, toggle the GBA power once more to run the demo. After the Nintendo logo sequence, you should see the "Hello world!" text.
- You may modify main.c as you wish and recompile/upload by running "make upload" again.

If everything worked as described, your Xport is tested and ready for use and development. If you experienced problems, please refer to the troubleshooting section at the end of this manual.



**Figure 1: Inserting Xport** 



Figure 2: Fully Engaged



Figure 3: Connecting cable to Parallel Port Interface



Figure 4: Connecting cable to Xport's Cport connector

### **Xport 2.0 Overview**

**Figure 5** shows the complete Xport 2.0 system including Xport and GBA.




Figure 5: Xport 2.0 System

Reset connector

Provided for those who have installed the automatic reset signal – refer to the section *Automatic Reset Signal* for details.

Reset button

If the automatic reset signal is installed, the reset button will reset the GBA when depressed. This button is can also connected to the FPGA. See the section



Connector and FPGA Signals for details.

**Green LED** User-programmable LED. **Red LED** User-programmable LED.

Cport Used for programming and communicating

with the Xport. Connects to the parallel port of a PC using the Parallel Port

Interface and cable.

User Used to interface to add-on circuits. Refer to section User Connector Signals for

detailed information.

**Figure 6** shows a block diagram overview of the Xport 2.0, which consists primarily of an FPGA, flash memory, optional SDRAM, and support components.

As shown in the diagram, the FPGA is the central component. This topology provides the most flexibility because the FPGA is fully programmable. The Flash device stores the code that gets executed by the GBA, and since the FPGA uses volatile RAM cells to store its logic configuration, the flash is also used to store the FPGA's logic configuration. The CPLD (Complex Programmable Logic Device) assists in the power-up configuration process that is required to program the FPGA when power is applied to the system. The optional 16 Mbytes of SDRAM can either be mapped into the GBA address space or used by the FPGA logic for applications that require data storage and retrieval.




Figure 6: Xport 2.0 Block Diagram

One important difference between the GBA and the original Game Boy is the cartridge design. The GBA uses a 16-bit cartridge design as opposed to the original Game Boy, which uses an 8-bit design. Yet they both share the same physical cartridge connector. So in order to "fit" the extra data signals into the same number of cartridge connections, the GBA multiplexes the address and data signals. This custom multiplexing scheme makes it impossible to interface industry-standard memory devices to the GBA directly. Hence, one of the tasks of the FPGA is to demultiplex the address and data signals coming out of the GBA so they may be presented to the flash device. The demultiplexing is required in order for the GBA to execute the code or access data stored inside the flash.

However, the demultiplexing requires only a small fraction of the FPGA's logic. The rest of the logic is available for the user's particular application. Such applications can use the FPGA logic for interfacing to external devices, coprocessing or both. Examples of coprocessing include:

- Multiplication, division
- FIR filtering
- Image processing
- General purpose RISC processor
- Watchdog timer, real-time clock

For applications that require physical I/O there are 64 I/O signals available through the user expansion connectors USER1 and USER2. Such applications typically make use of additional hardware in the form of an "add-on" circuit. An add-on circuit can be connected to the Xport via USER1 or USER2 with ribbon cables or directly with stackable PCB connectors. Examples of I/O applications:

- General purpose I/O
- Pulse-width modulation
- Pulse timing
- Analog-to-digital or digital-to-analog conversion
- Quadrature decoding
- Peripheral interfacing (e.g. USB, PCMCIA, Compact Flash)
- Device interfacing (e.g. cameras, sensors, motors, actuators)

Using the FPGA for these applications may require writing (or modifying) a custom logic configuration, if it is not already available through our website. It is recommended that custom configurations be written in an HDL (hardware description language) such as Verilog or VHDL. Refer to the *Xport 2.0 Custom Configuration Tutorial* for detailed instructions regarding how to create your own logic configurations for the Xport. The Xport 2.0 uses the Xilinx Spartan II FPGA, which is supported by the free WebPACK software. This complete FPGA development environment



can be downloaded through the Xilinx website (www.xilinx.com).

## **Configuration Slots**

As described earlier, the FPGA uses the flash to store its logic configuration. Upon power-up the CPLD assists the FPGA by providing it with the configuration data stored in the flash. These logic configurations are stored in 128 Kbyte "slots," which reside at the very top of flash memory. Slot 0 stores the default runtime configuration, which is loaded when the GBA is powered on. Slot 1 stores the programming configuration that is used by Xpcomm to program the flash.

Since these slots reside in flash, they can become corrupted if, for example, a user program accidentally writes into upper flash memory. If slot 0 is corrupted, it can be easily repaired by reprogramming through Xpcomm (using the –pc option). Similarly, if slot 1 is corrupted, it can be repaired by using the update operation (–u option).

Subsequent versions of Xpcomm may contain new configurations for slot 1. Running Xpcomm with the –u option will update slot 1 with the latest configuration. See the section entitled *Using Xpcomm* for more details.

## **Xport Software Distribution**

The Xport is shipped with a CD containing the Xport Software Distribution. Installing the software is accomplished by inserting the CD and running "setup.exe".

The Xport software is installed in C:\xport by default. Contained in this directory are the following subdirectories:

**bin** Xport utilities

**doc** Xport documentation

examples ready-to-run Xport examples

devkitadv GCC toolchain for ARM Thumb targets

include include fileslib library files

logic Xport Logic Library files

share configuration files (Insight)

**src** source code

The ready-to-run examples contained in the examples directory can be compiled and uploaded easily by using the Xport Shell. The Xport Shell can be launched from the desktop or the Start menu. Running "make upload" from within the example directory will compile (if necessary) and upload the example code into the Xport. The example can then be executed after power cycling the GBA.

### **Using Xpcomm**

The Xpcomm utility is used to program the flash and FPGA configuration as well as communicate with the GBA through the Cport.

To program the FPGA configuration, Xpcomm accepts bitstream files (.bit) generated by synthesis software such as the Xilinx ISE 5 or WebPACK. To program the flash, Xpcomm accepts program files as both raw binary (.bin) and S-records (.srec). These files are usually generated by C/C++ compilers such as GCC or ARM SDT.

When invoking Xpcomm with a file argument, it will detect the file type (bitstream, raw binary, or S-record) and program the Xport appropriately. For example,

xpcomm redgreen.bit

will program the FPGA configuration with the contents redgreen.bit (bitstream), and

xpcomm redgreen.bin

will program the flash with the contents of the raw binary file redgreen.bin. Similarly,

xpcomm redgreen.bit redgreen.bin

will perform both programming operations. Most users should find that using Xpcomm in this way is sufficient for almost all programming tasks.

Alternatively, Xpcomm can be instructed to perform specific operations. **Table 1** below details the complete list of supported operations:



#### **Table 1: Xpcomm Operations**

-pf <pre>-pf <pre><pre>program file&gt;</pre></pre></pre>	Program the flash with the specified program file (binary or S-record). Note, when programming the flash, Xpcomm performs check-summing to ensure data integrity.
-vf <pre>cprogram file&gt;</pre>	Verify the flash with the specified program file (binary or S-record).
-pvf <pre>cprogram file&gt;</pre>	Program and verify the flash with the specified program file (binary or S-record).
-rf <dump file=""> <length></length></dump>	Read and dump the contents of the flash ( <i>length</i> number of words) to the specified dump file.
-pc <bitstream directory="" file=""></bitstream>	Program the FPGA configuration with the specified bitstream file. If a directory is specified, Xpcomm will automatically choose the bitstream in the directory that is compatible with your Xport's FPGA.
-vc <bitstream directory="" file=""></bitstream>	Verify the FPGA configuration with the specified bitstream file. If a directory is specified, Xpcomm will automatically choose the bitstream in the directory that is compatible with your Xport's FPGA.
-pvc <bitstream directory="" file=""></bitstream>	Program and verify the FPGA configuration with the specified bitstream file. If a directory is specified, Xpcomm will automatically choose the bitstream in the directory that is compatible with your Xport's FPGA.
-c <bitstream directory="" file=""></bitstream>	Program the FPGA with the specified bitstream file using external slave mode. This does not modify the contents of the non-volatile FPGA configuration stored in flash. The configuration will be lost upon the next power cycle. If a directory is specified, Xpcomm will automatically choose the bitstream in the directory that is compatible with your Xport's FPGA.
-i	Retrieve and display Xport information, update FPGA configuration for programming the flash if necessary.
-u	Force an update of the FPGA configuration for programming the flash.
-reset	Reset the GBA and execute the program contained in flash. This will only work if the automatic reset signal is installed.
-startup	Reset the parallel port state so that the slot 0 logic configuration is used.
-console	Run a tty console through the Cport.
-rpc	Run the Remote Procedure Call server through the Cport.
-execute	Same as reset.
-pause < <i>milliseconds</i> >	Pause between operations for the specified number of milliseconds.
-loop <i><iterations></iterations></i>	Specifies the number of times to repeat the command sequence.
-time	Output the elapsed time after all operations are completed.
-version	Print the version of Xpcomm.

Operations take place in the order specified. For example,

```
xpcomm -vc redgreen.bit -rf out.bin 0x200000 -pf redgreen.bin
```

will verify the FPGA configuration with redgreen.bit, followed by dumping the first 2 megawords (4 megabytes) of the flash to out.bin, followed by programming the flash with the contents of redgreen.bin.

Xpcomm also supports the properties detailed below in Table 2.



#### **Table 2: Xpcomm Properties**

-resetauto	Specifies to Xpcomm that the automatic reset signal is installed.
-portaddr < <i>address</i> >	(Only applies to Windows $9x$ and Me platforms.) Specifies the parallel port I/O address. The default address is $0x378$ .
-portnum <value></value>	(Only applies to Windows NT, 2000 and XP platforms.) Specifies the parallel port device number (LPT number). By default, LPT1 is used unless otherwise specified. To specify LPT2, for example, -portnum 2 would be added to the commandline.
-debug <debug level=""></debug>	Specifies the relative number of debugging messages that are sent to the console. There are three supported levels: (0) outputs only critical messages, (1) (default) outputs messages considered to be important to the typical user, and (2) outputs verbose information that may be useful for debugging.
-delay <delay value=""></delay>	Specifies the amount of delay that should be used when reading or writing to the parallel port. It is recommended that the delay value not exceed 500.
-readdelay <delay value=""></delay>	Similar to delay, but applies only to read operations from the parallel port.
-writedelay <delay value=""></delay>	Similar to delay, but applies only to write operations to the parallel port.

Properties can appear in any order in the commandline and apply to all specified operations. For example,

```
xpcomm gpio.bit -portaddr 0x3bc gpio.bin -debug 2
```

will communicate with the parallel port through I/O location 0x3bc and output verbose debugging messages for all operations.

It is also possible to specify default properties by setting the XPCOMM\_ARGS environment variable. This variable is defined in /etc/xpprofile from within Cygwin (typically c:\cygwin\etc\xpprofile). For example, adding the following line to xpprofile:

```
export XPCOMM_ARGS= -portaddr 0x3bc -resetauto
```

will modify the parallel port I/O location and specify automatic reset for all subsequent invocations of Xpcomm.

## **Electrical Specifications**

**Table 3: DC Characteristics** 

Description	Value
Maximum supply voltage	$3.3V^3$
Minimum supply voltage	$3.0V^{4}$
Maximum supply current	200mA <sup>5</sup>
Nominal supply current	$100\text{mA}^6$
Current source per output <sup>1</sup>	24mA
Current sink per output <sup>1</sup>	-24mA
Current leakage per input <sup>2</sup>	±10μA
High-level output voltage <sup>1</sup>	3.3V max
Low-level output voltage <sup>1</sup>	0.0V min
High-level input voltage	1.7V min, 5.5V max <sup>7</sup>
Low-level input voltage	0.0V min, 1.0V max
Input capacitance per input <sup>2</sup>	20pF

For programmable I/O pins configured for output.

<sup>&</sup>lt;sup>2</sup>For programmable I/O pins configured for input.

<sup>&</sup>lt;sup>3</sup>Typical voltage at Vcc pin of JP1 and JP2 with less than 50mA current draw from add-on circuit.

<sup>&</sup>lt;sup>4</sup>Voltage at Vcc pin of JP1 and JP2 with 200mA of total current draw from add-on circuit.

<sup>&</sup>lt;sup>5</sup>Maximum total current available to add-on circuit assuming GBA is using two AA batteries for power.

<sup>&</sup>lt;sup>6</sup>It is recommended that total average current draw from addon circuit not exceed 100mA.

<sup>&</sup>lt;sup>7</sup>All inputs are 5V tolerant.



### **Automatic Reset Signal**

The Xport has provision for an automatic reset signal. When this signal is installed, the PC can reset the GBA automatically, and the user can reset the GBA via the reset button (see **Figure 5**). Installing the reset signal can simplify development by preventing the user from having to manually reset the GBA by toggling the power switch before each programming operation.

Installing this signal requires modifying the GBA. Instructions can be found on Jeff Frohwein's GBA developer's site:

http://www.devrs.com/gba/files/gbadevfaqs.php#ResetButton

Once installed, crimp a connector pin (supplied with the Xport) to the newly installed reset wire and insert the pin into the connector housing. Be sure to follow the correct pin orientation and location depicted in **Figure 7**. The connector housing can then be plugged into the 2-pin connector (JP1) on the Xport. The newly installed reset signal can be tested by depressing the reset button while the GBA is powered on. After releasing the button the GBA should reset immediately.




Figure 7: Correct Reset Pin Orientation and Location During Insertion into the Connector Housing

In order for the Xpcomm utility to be made aware of the reset signal, you must add the text "-resetauto" to the XPCOMM\_ARGS environment variable. See the section entitled *Using Xpcomm*.

# **Troubleshooting Guide**

# ➤ GBA powers up without Nintendo logo and program does not run.

This is typically caused by an incorrect parallel port state causing slot 1 instead of slot 0 logic configuration to be loaded into the FPGA upon power-up. Running

xpcomm -startup

will reset the parallel port such that slot 0 is selected. Note, the xpprofile script runs Xpcomm with the –startup option when the Xport shell is run.

# ➤ When running Xpcomm, it prints the message "Failed to initialize" and exits.

This is usually caused by another copy of Xpcomm running. Be sure to check the process list and kill any Xpcomm processes. Checking the process list within Cygwin is accomplished by running "ps" followed by "kill pid" where pid is the process ID of the Xpcomm process.

This can also be caused by another program or device locking the parallel port.

#### Programming operations or Cport communications fail. Programming and communication problems can be caused by an incompatible parallel port configuration on your PC.

Please review the information below as it applies to your system.

Xpcomm is not compatible with EPP (enhanced parallel port) mode. It may be necessary to reboot your PC and change the parallel port mode to either Bidirectional or ECP from the BIOS setup screen. Bidirectional is sometimes referred to as PS2 mode from BIOS.

#### If you are running Windows 9x or Me:

- Xpcomm will not request exclusive access to the parallel port. Thus, if another program or driver is trying the access the parallel port, problems will result. Be sure that no driver or application is accessing the parallel port already.
- Xpcomm will assume the parallel port is located at location 0x378 unless otherwise specified. If your parallel port is located elsewhere, be sure to pass this location to Xpcomm by using the -portaddr property.

#### If you are running Windows NT, 2000, or XP:

- Xpcomm will attempt to gain exclusive access of the parallel port. If it cannot do so, it will return an error and exit. This error results when another driver or application has already gained exclusive access of the parallel port. Disabling or eliminating the contending driver or application will remedy this issue
- Xpcomm will use the first parallel port (LPT1) by default. If you are using a different port, pass the parallel port number to xpcomm with the –portnum property.

## **Contacting Us**

Please send your bug reports, questions and suggestions to support@charmedlabs.com



# **Connector and FPGA Signals**




Figure 8: Connectors USER1 and USER2 (top view of connectors)

Pin         Signal         Description           1         GND         OV           2         PA0         Programmable I/O           3         PA1         Programmable I/O           4         PA2         Programmable I/O           5         PA3         Programmable I/O           6         PA4         Programmable I/O           7         PA5         Programmable I/O           8         PA6         Programmable I/O           9         PA7         Programmable I/O           8         PA6         Programmable I/O           9         PA7         Programmable I/O           9         PA7         Programmable I/O           9         PB7RAddr3         Programmable I/O           10         PA8         Programmable I/O           11         PA9         Programmable I/O           12         PA10         Programmable I/O           13         PB10/RAddr1         Programmable I/O           14         PA12         Programmable I/O           15         PA13         Programmable I/O           16         PA14         Programmable I/O           17         PA15         Programmable I/O<	Tabl	Table 4: USER1 Pinouts			Table 5: USER2 Pinouts		
2         PA0         Programmable I/O         3         PBI/RData5         Programmable I/O         3         PBI/RData5         Programmable I/O, SDRAM DQ5           4         PA2         Programmable I/O         4         PB2/RAddr4         Programmable I/O, SDRAM A4           5         PA3         Programmable I/O         5         PB3/RAddr5         Programmable I/O, SDRAM A3           6         PA4         Programmable I/O         6         PB4/RAddr5         Programmable I/O, SDRAM A5           7         PA5         Programmable I/O         8         PB6/RAddr2         Programmable I/O, SDRAM A5           8         PA6         Programmable I/O         8         PB6/RAddr2         Programmable I/O, SDRAM A6           9         PA7         Programmable I/O         9         PB7/RAddr1         Programmable I/O, SDRAM A6           10         PA8         Programmable I/O         10         PB8/RAddr7         Programmable I/O, SDRAM A1           11         PA9         Programmable I/O         11         PB8/RAddr7         Programmable I/O, SDRAM A0           12         PA10         Programmable I/O         12         PB10/RAddr0         Programmable I/O, SDRAM A8           13         PA11         Programmable I/O         13         <	Pin	Signal	Description	Pin	Signal	Description	
PA1	1	GND	0V	1	GND	0V	
4         PA2         Programmable I/O         4         PB2/RAddr4         Programmable I/O, SDRAM A3           5         PA3         Programmable I/O         5         PB3/RAddr3         Programmable I/O, SDRAM A3           6         PA4         Programmable I/O         6         PB4/RAddr5         Programmable I/O, SDRAM A5           7         PA5         Programmable I/O         7         PB5/RAddr2         Programmable I/O, SDRAM A2           8         PA6         Programmable I/O         9         PB7/RAddr1         Programmable I/O, SDRAM A6           9         PA7         Programmable I/O         9         PB7/RAddr1         Programmable I/O, SDRAM A6           10         PA8         Programmable I/O         10         PB8/RAddr0         Programmable I/O, SDRAM A1           11         PA9         Programmable I/O         11         PB9/RAddr0         Programmable I/O, SDRAM A1           12         PA10         Programmable I/O         12         PB10/RAddr8         Programmable I/O, SDRAM A8           13         PA11         Programmable I/O         13         PB11/RAddr10         Programmable I/O, SDRAM A8           14         PA12         Programmable I/O         14         PB12/RAddr1         Programmable I/O, SDRAM A9	2	PA0	Programmable I/O	2	PB0	Programmable I/O	
5         PA3         Programmable I/O         5         PB3/RAddr3         Programmable I/O, SDRAM A3           6         PA4         Programmable I/O         6         PB4/RAddr5         Programmable I/O, SDRAM A2           8         PA6         Programmable I/O         8         PB6/RAddr6         Programmable I/O, SDRAM A6           9         PA7         Programmable I/O         9         PB7/RAddr1         Programmable I/O, SDRAM A1           10         PA8         Programmable I/O         10         PB8/RAddr1         Programmable I/O, SDRAM A1           11         PA9         Programmable I/O         11         PB9/RAddr0         Programmable I/O, SDRAM A0           12         PA10         Programmable I/O         12         PB10/RAddr8         Programmable I/O, SDRAM A0           14         PA12         Programmable I/O         14         PB12/RAddr9         Programmable I/O, SDRAM A8           15         PA13         Programmable I/O         14         PB12/RAddr9         Programmable I/O, SDRAM A9           15         PA12         Programmable I/O         14         PB12/RAddr9         Programmable I/O, SDRAM A9           15         PA12         Programmable I/O         16         PB13/RBS1         Programmable I/O, SDRAM A9 <td>3</td> <td>PA1</td> <td>Programmable I/O</td> <td>3</td> <td>PB1/RData5</td> <td></td>	3	PA1	Programmable I/O	3	PB1/RData5		
6         PA4         Programmable I/O         6         PB4/RAddr5         Programmable I/O, SDRAM A5           7         PA5         Programmable I/O         7         PB5/RAddr2         Programmable I/O, SDRAM A2           8         PA6         Programmable I/O         8         PB6/RAddr6         Programmable I/O, SDRAM A6           9         PA7         Programmable I/O         9         PB7/RAddr1         Programmable I/O, SDRAM A1           10         PA8         Programmable I/O         10         PB8/RAddr7         Programmable I/O, SDRAM A7           11         PA9         Programmable I/O         11         PB9/RAddr0         Programmable I/O, SDRAM A0           12         PA10         Programmable I/O         13         PB11/RAddr10         Programmable I/O, SDRAM A1           14         PA12         Programmable I/O         13         PB11/RAddr10         Programmable I/O, SDRAM A1           14         PA12         Programmable I/O         14         PB12/RAddr9         Programmable I/O, SDRAM A1           14         PA12         Programmable I/O         15         PB13/RBS1         Programmable I/O, SDRAM A1           16         PA13         Programmable I/O         15         PB13/RBS1         Programmable I/O, SDRAM B3 <td>4</td> <td>PA2</td> <td></td> <td>4</td> <td>PB2/RAddr4</td> <td></td>	4	PA2		4	PB2/RAddr4		
7 PA5 Programmable I/O 8 PA6 Programmable I/O 9 PA7 Programmable I/O 9 PA7 Programmable I/O 10 PA8 Programmable I/O 11 PA9 Programmable I/O 11 PB8/RAddr0 Programmable I/O, SDRAM A1 11 PA9 Programmable I/O 12 PA10 Programmable I/O 13 PB1/RAddr0 Programmable I/O, SDRAM A0 14 PA12 Programmable I/O 15 PA13 Programmable I/O 16 PB1/RAddr8 Programmable I/O, SDRAM A0 17 PB1/RAddr9 Programmable I/O, SDRAM A0 18 PA11 Programmable I/O 19 PB1/RAddr9 Programmable I/O, SDRAM A1 19 PB1/RAddr9 Programmable I/O, SDRAM A1 19 PB1/RAddr9 Programmable I/O, SDRAM A1 10 PA12 Programmable I/O 11 PB1/RAddr9 Programmable I/O, SDRAM A1 11 PB1/RAddr10 Programmable I/O, SDRAM A1 12 PB19/RAddr9 Programmable I/O, SDRAM A1 13 PB11/RAddr10 Programmable I/O, SDRAM A9 15 PA13 Programmable I/O 15 PB13/RBS1 Programmable I/O, SDRAM B3 16 PA14 Programmable I/O 17 PB15/RBS0 Programmable I/O, SDRAM B31 18 PA16 Programmable I/O 19 PB1/RAddr11 Programmable I/O, SDRAM B30 18 PB16/RCKE 19 PA17 Programmable I/O 19 PB17/RDat4 Programmable I/O, SDRAM B00 20 PA18 Programmable I/O 21 PB19/RRAS 22 PA20 Programmable I/O 23 PB18/RUDQM Programmable I/O, SDRAM DQ4 24 PA21 Programmable I/O 25 PB23/RWE 26 PA23 Programmable I/O 27 PA25 Programmable I/O 28 PB23/RWE 29 PROgrammable I/O, SDRAM DQ9 25 PA23 Programmable I/O 26 PB24/RData9 Programmable I/O, SDRAM DQ9 27 PA25 Programmable I/O 28 PB25/RLDQM Programmable I/O, SDRAM DQ9 29 PA26 Programmable I/O 29 PB25/RLDQM Programmable I/O, SDRAM DQ10 27 PA25 Programmable I/O 28 PB26/RData11 Programmable I/O, SDRAM DQ10 29 PA27 Programmable I/O 30 PB28/RData11 Programmable I/O, SDRAM DQ11 31 PA29 Programmable I/O 32 PB29/RData7 Programmable I/O, SDRAM DQ12 31 PA29 Programmable I/O 32 PB29/RData7 Programmable I/O, SDRAM DQ13 33 CLKINA Clock or generic input 33 CLKINB Clock or generic input, reset button I	5	PA3		5	PB3/RAddr3	Programmable I/O, SDRAM A3	
8PA6Programmable I/O8PB6/RAddr6Programmable I/O, SDRAM A69PA7Programmable I/O9PB7/RAddr1Programmable I/O, SDRAM A110PA8Programmable I/O10PB8/RAddr7Programmable I/O, SDRAM A711PA9Programmable I/O11PB9/RAddr0Programmable I/O, SDRAM A012PA10Programmable I/O12PB10/RAddr8Programmable I/O, SDRAM A813PA11Programmable I/O13PB11/RAddr10Programmable I/O, SDRAM A915PA13Programmable I/O14PB12/RAddr9Programmable I/O, SDRAM BS116PA14Programmable I/O16PB14/RAddr11Programmable I/O, SDRAM BS117PA15Programmable I/O17PB15/RBS0Programmable I/O, SDRAM BS018PA16Programmable I/O18PB16/RCKEProgrammable I/O, SDRAM CKE19PA17Programmable I/O19PB17/RData4Programmable I/O, SDRAM DQ420PA18Programmable I/O20PB18/RUDQMProgrammable I/O, SDRAM DQ421PA19Programmable I/O21PB19/RRASProgrammable I/O, SDRAM CAS22PA20Programmable I/O22PB20/RData8Programmable I/O, SDRAM DQ823PA21Programmable I/O23PB21/RCASProgrammable I/O, SDRAM DQ925PA23Programmable I/O24PB22/RData9Programmable I/O, SDRAM DQ926PA24Programmable I/O26 <td>6</td> <td>PA4</td> <td></td> <td>6</td> <td>PB4/RAddr5</td> <td>Programmable I/O, SDRAM A5</td>	6	PA4		6	PB4/RAddr5	Programmable I/O, SDRAM A5	
9         PA7         Programmable I/O         9         PB7/RAddr1         Programmable I/O, SDRAM A1           10         PA8         Programmable I/O         10         PB8/RAddr7         Programmable I/O, SDRAM A7           11         PA9         Programmable I/O         11         PB9/RAddr9         Programmable I/O, SDRAM A0           12         PA10         Programmable I/O         12         PB10/RAddr8         Programmable I/O, SDRAM A8           13         PA11         Programmable I/O         13         PB11/RAddr10         Programmable I/O, SDRAM A10           14         PA12         Programmable I/O         14         PB12/RAddr9         Programmable I/O, SDRAM A9           15         PA13         Programmable I/O         15         PB13/RBS1         Programmable I/O, SDRAM BS1           16         PA14         Programmable I/O         16         PB14/RAddr11         Programmable I/O, SDRAM BS1           17         PA15         Programmable I/O         18         PB16/RCKE         Programmable I/O, SDRAM CKE           19         PA17         Programmable I/O         18         PB16/RCKE         Programmable I/O, SDRAM CKE           19         PA18         Programmable I/O         20         PB18/RUDQM         Programmable I/O, SDRAM DQ	7	PA5	Programmable I/O	7	PB5/RAddr2	Programmable I/O, SDRAM A2	
PA8	8	PA6	Programmable I/O	8	PB6/RAddr6	Programmable I/O, SDRAM A6	
PA9    Programmable I/O	9	PA7	Programmable I/O	9	PB7/RAddr1	Programmable I/O, SDRAM A1	
PA10   Programmable I/O   12   PB10/RAddr8   Programmable I/O, SDRAM A8   13   PA11   Programmable I/O   14   PB12/RAddr10   Programmable I/O, SDRAM A10   14   PA12   Programmable I/O   15   PB13/RBS1   Programmable I/O, SDRAM A9   15   PA13   Programmable I/O   16   PB14/RAddr11   Programmable I/O, SDRAM BS1   16   PA14   Programmable I/O   16   PB14/RAddr11   Programmable I/O, SDRAM BS1   17   PA15   Programmable I/O   18   PB15/RBS0   Programmable I/O, SDRAM BS0   18   PA16   Programmable I/O   18   PB16/RCKE   Programmable I/O, SDRAM BS0   18   PB16/RCKE   Programmable I/O, SDRAM CKE   19   PB17/RData4   Programmable I/O, SDRAM DQ4   20   PA18   Programmable I/O   20   PB18/RUDQM   Programmable I/O, SDRAM DQ4   21   PB19/RRAS   Programmable I/O, SDRAM DQ4   22   PB20/RData8   Programmable I/O, SDRAM DQ8   23   PA21   Programmable I/O   24   PB21/RCAS   Programmable I/O, SDRAM DQ8   24   PA22   Programmable I/O   25   PB23/RWE   Programmable I/O, SDRAM DQ9   25   PA23   Programmable I/O   26   PB24/RData10   Programmable I/O, SDRAM DQ10   27   PA25   Programmable I/O   28   PB26/RData11   Programmable I/O, SDRAM DQ10   27   PA25   Programmable I/O   28   PB26/RData11   Programmable I/O, SDRAM DQ11   29   PA27   Programmable I/O   29   PB27/RData7   Programmable I/O, SDRAM DQ11   29   PA27   Programmable I/O   30   PB28/RData12   Programmable I/O, SDRAM DQ11   29   PA28   Programmable I/O   31   PB29/RData6   Programmable I/O, SDRAM DQ6   32   PA30   Programmable I/O   SDRAM DQ13   33   CLKINA   Clock or generic input   CKINB   Clock or generic input, reset button   33   CLKINB   Clock or generic input, reset button   34   CLKINB   Clock or generic input, reset button   35   PROGRAM DQ13   35   CLKINB   Clock or generic input, reset button   35   PROGRAM DQ13   PROGRAM DQ14   PROGRAM DQ14   PROGRAM DQ14   PROGRAM DQ15   PROGRAM DQ15   PROGRAM DQ15   PROGRAM DQ15   PROGRAM DQ	10	PA8	Programmable I/O	10	PB8/RAddr7	Programmable I/O, SDRAM A7	
13 PA11 Programmable I/O 14 PA12 Programmable I/O 15 PA13 Programmable I/O 16 PA14 Programmable I/O 17 PA15 Programmable I/O 18 PA16 Programmable I/O 19 PA17 Programmable I/O 19 PA18 Programmable I/O 20 PA18 Programmable I/O 21 PA19 Programmable I/O 22 PB18/RDQM Programmable I/O, SDRAM DQ4 23 PA21 Programmable I/O 24 PA22 Programmable I/O 25 PA23 Programmable I/O 26 PA24 Programmable I/O 27 PA25 Programmable I/O 28 PA26 Programmable I/O 29 PA26 Programmable I/O 20 PA28 Programmable I/O 21 PA27 Programmable I/O 22 PB25/RData1 Programmable I/O, SDRAM DQ10 23 PA27 Programmable I/O 24 PB25/RData1 Programmable I/O, SDRAM DQ10 27 PA28 Programmable I/O 28 PB26/RData1 Programmable I/O 29 PB27/RData1 Programmable I/O, SDRAM DQ11 29 PA27 Programmable I/O 30 PA28 Programmable I/O 31 PB29/RData1 Programmable I/O, SDRAM DQ13 33 CLKINA Clock or generic input 33 CLKINB Clock or generic input, reset button I	11	PA9	Programmable I/O	11	PB9/RAddr0	Programmable I/O, SDRAM A0	
PA12   Programmable I/O   14   PB12/RAddr9   Programmable I/O, SDRAM A9   15   PA13   Programmable I/O   15   PB13/RBS1   Programmable I/O, SDRAM BS1   16   PA14   Programmable I/O   16   PB14/RAddr11   Programmable I/O, SDRAM A11   17   PA15   Programmable I/O   17   PB15/RBSO   Programmable I/O, SDRAM BSO   18   PA16   Programmable I/O   18   PB16/RCKE   Programmable I/O, SDRAM CKE   19   PA17   Programmable I/O   19   PB17/RData4   Programmable I/O, SDRAM DQ4   20   PA18   Programmable I/O   20   PB18/RUDQM   Programmable I/O, SDRAM UDQM   21   PA19   Programmable I/O   22   PB20/RData8   Programmable I/O, SDRAM DQ8   23   PA21   Programmable I/O   24   PB22/RData8   Programmable I/O, SDRAM DQ8   24   PA22   Programmable I/O   24   PB22/RData9   Programmable I/O, SDRAM DQ9   25   PA23   Programmable I/O   26   PB24/RData10   Programmable I/O, SDRAM WE   26   PA24   Programmable I/O   26   PB24/RData10   Programmable I/O, SDRAM DQ10   27   PA25   Programmable I/O   28   PB26/RData11   Programmable I/O, SDRAM DQ11   29   PA27   Programmable I/O   29   PB26/RData11   Programmable I/O, SDRAM DQ11   29   PA27   Programmable I/O   30   PB28/RData12   Programmable I/O, SDRAM DQ12   31   PA29   Programmable I/O   31   PB29/RData6   Programmable I/O, SDRAM DQ13   33   CLKINA   Clock or generic input   33   CLKINB   Clock or generic input, reset button   33   CLKINB   Clock or generic input, reset button		PA10	Programmable I/O	12	PB10/RAddr8	Programmable I/O, SDRAM A8	
15 PA13   Programmable I/O   15 PB13/RBS1   Programmable I/O, SDRAM BS1     16 PA14   Programmable I/O   16 PB14/RAddr11   Programmable I/O, SDRAM A11     17 PA15   Programmable I/O   17 PB15/RBSO   Programmable I/O, SDRAM BS0     18 PA16   Programmable I/O   18 PB16/RCKE   Programmable I/O, SDRAM CKE     19 PA17   Programmable I/O   19 PB17/RData4   Programmable I/O, SDRAM DQ4     20 PA18   Programmable I/O   20 PB18/RUDQM   Programmable I/O, SDRAM UDQM     21 PA19   Programmable I/O   21 PB19/RRAS   Programmable I/O, SDRAM DQ8     22 PA20   Programmable I/O   22 PB20/RData8   Programmable I/O, SDRAM DQ8     23 PA21   Programmable I/O   23 PB21/RCAS   Programmable I/O, SDRAM CAS     24 PA22   Programmable I/O   24 PB22/RData9   Programmable I/O, SDRAM DQ9     25 PA23   Programmable I/O   25 PB23/RWE   Programmable I/O, SDRAM DQ9     26 PA24   Programmable I/O   26 PB24/RData10   Programmable I/O, SDRAM DQ10     27 PA25   Programmable I/O   27 PB25/RLDQM   Programmable I/O, SDRAM DQ10     28 PA26   Programmable I/O   28 PB26/RData11   Programmable I/O, SDRAM DQ11     29 PA27   Programmable I/O   29 PB27/RData7   Programmable I/O, SDRAM DQ11     29 PA27   Programmable I/O   30 PB28/RData12   Programmable I/O, SDRAM DQ12     31 PA29   Programmable I/O   31 PB29/RData6   Programmable I/O, SDRAM DQ13     32 PA30   Programmable I/O   32 PB30/RData13   Programmable I/O, SDRAM DQ13     33 CLKINA   Clock or generic input   reset button	13	PA11	Programmable I/O	13	PB11/RAddr10	Programmable I/O, SDRAM A10	
16 PA14 Programmable I/O 17 PA15 Programmable I/O 18 PA16 Programmable I/O 19 PA17 Programmable I/O 20 PA18 Programmable I/O 21 PA19 Programmable I/O 22 PA20 Programmable I/O 23 PA21 Programmable I/O 24 PA22 Programmable I/O 25 PA23 Programmable I/O 26 PA24 Programmable I/O 27 PA25 Programmable I/O 28 PA26 Programmable I/O 29 PA26 Programmable I/O 20 PB25/RLDQM Programmable I/O, SDRAM QA 21 PA25 Programmable I/O 22 PB23/RWE Programmable I/O, SDRAM DQB 23 PA26 Programmable I/O 24 PB25/RLDQM Programmable I/O, SDRAM WE 25 PA26 Programmable I/O 27 PA25 Programmable I/O 28 PA26 Programmable I/O 29 PA27 Programmable I/O 29 PA27 Programmable I/O 30 PA28 Programmable I/O 31 PA29 Programmable I/O 31 PA29 Programmable I/O 32 PB30/RData13 Programmable I/O, SDRAM DQB 33 CLKINA Clock or generic input, reset button¹	14	PA12	Programmable I/O	14	PB12/RAddr9	Programmable I/O, SDRAM A9	
17 PA15	15	PA13		15	PB13/RBS1	Programmable I/O, SDRAM BS1	
18PA16Programmable I/O18PB16/RCKEProgrammable I/O, SDRAM CKE19PA17Programmable I/O19PB17/RData4Programmable I/O, SDRAM DQ420PA18Programmable I/O20PB18/RUDQMProgrammable I/O, SDRAM UDQM21PA19Programmable I/O21PB19/RRASProgrammable I/O, SDRAM RAS22PA20Programmable I/O22PB20/RData8Programmable I/O, SDRAM DQ823PA21Programmable I/O23PB21/RCASProgrammable I/O, SDRAM CAS24PA22Programmable I/O24PB22/RData9Programmable I/O, SDRAM DQ925PA23Programmable I/O25PB23/RWEProgrammable I/O, SDRAM WE26PA24Programmable I/O26PB24/RData10Programmable I/O, SDRAM DQ1027PA25Programmable I/O27PB25/RLDQMProgrammable I/O, SDRAM DQ1028PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ1332PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button I	16	PA14	Programmable I/O	16	PB14/RAddr11	Programmable I/O, SDRAM A11	
19PA17Programmable I/O19PB17/RData4Programmable I/O, SDRAM DQ420PA18Programmable I/O20PB18/RUDQMProgrammable I/O, SDRAM UDQM21PA19Programmable I/O21PB19/RRASProgrammable I/O, SDRAM RAS22PA20Programmable I/O22PB20/RData8Programmable I/O, SDRAM DQ823PA21Programmable I/O23PB21/RCASProgrammable I/O, SDRAM CAS24PA22Programmable I/O24PB22/RData9Programmable I/O, SDRAM DQ925PA23Programmable I/O25PB23/RWEProgrammable I/O, SDRAM WE26PA24Programmable I/O26PB24/RData10Programmable I/O, SDRAM DQ1027PA25Programmable I/O27PB25/RLDQMProgrammable I/O, SDRAM LDQM28PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button I	17	PA15	Programmable I/O	17	PB15/RBS0	Programmable I/O, SDRAM BS0	
20 PA18 Programmable I/O 21 PA19 Programmable I/O 21 PB19/RRAS Programmable I/O, SDRAM UDQM 22 PA20 Programmable I/O 23 PA21 Programmable I/O 24 PA22 Programmable I/O 25 PA23 Programmable I/O 26 PA24 Programmable I/O 27 PA25 Programmable I/O 28 PA26 Programmable I/O 29 PA27 Programmable I/O 29 PA27 Programmable I/O 20 PB18/RUDQM Programmable I/O, SDRAM DQ9 21 PB19/RRAS Programmable I/O, SDRAM DQ8 22 PB20/RData8 Programmable I/O, SDRAM CAS 23 PB21/RCAS Programmable I/O, SDRAM DQ9 24 PB22/RData9 Programmable I/O, SDRAM WE 25 PA23 Programmable I/O 26 PA24 Programmable I/O 27 PA25 Programmable I/O 28 PA26 Programmable I/O 29 PA27 Programmable I/O 30 PA28 Programmable I/O 30 PA28 Programmable I/O 31 PA29 Programmable I/O 32 PA30 Programmable I/O 33 CLKINA Clock or generic input 33 CLKINB Clock or generic input, reset button¹	18	PA16	Programmable I/O	18	PB16/RCKE	Programmable I/O, SDRAM CKE	
21PA19Programmable I/O21PB19/RRASProgrammable I/O, SDRAM RAS22PA20Programmable I/O22PB20/RData8Programmable I/O, SDRAM DQ823PA21Programmable I/O23PB21/RCASProgrammable I/O, SDRAM CAS24PA22Programmable I/O24PB22/RData9Programmable I/O, SDRAM DQ925PA23Programmable I/O25PB23/RWEProgrammable I/O, SDRAM WE26PA24Programmable I/O26PB24/RData10Programmable I/O, SDRAM DQ1027PA25Programmable I/O27PB25/RLDQMProgrammable I/O, SDRAM LDQM28PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input, reset button¹	19	PA17	Programmable I/O	19	PB17/RData4	Programmable I/O, SDRAM DQ4	
22PA20Programmable I/O22PB20/RData8Programmable I/O, SDRAM DQ823PA21Programmable I/O23PB21/RCASProgrammable I/O, SDRAM CAS24PA22Programmable I/O24PB22/RData9Programmable I/O, SDRAM DQ925PA23Programmable I/O25PB23/RWEProgrammable I/O, SDRAM WE26PA24Programmable I/O26PB24/RData10Programmable I/O, SDRAM DQ1027PA25Programmable I/O27PB25/RLDQMProgrammable I/O, SDRAM LDQM28PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button I	20	PA18	Programmable I/O	20	PB18/RUDQM	Programmable I/O, SDRAM UDQM	
23PA21Programmable I/O23PB21/RCASProgrammable I/O, SDRAM CAS24PA22Programmable I/O24PB22/RData9Programmable I/O, SDRAM DQ925PA23Programmable I/O25PB23/RWEProgrammable I/O, SDRAM WE26PA24Programmable I/O26PB24/RData10Programmable I/O, SDRAM DQ1027PA25Programmable I/O27PB25/RLDQMProgrammable I/O, SDRAM LDQM28PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input, reset button I	21	PA19	Programmable I/O	21	PB19/RRAS	Programmable I/O, SDRAM RAS	
24PA22Programmable I/O24PB22/RData9Programmable I/O, SDRAM DQ925PA23Programmable I/O25PB23/RWEProgrammable I/O, SDRAM WE26PA24Programmable I/O26PB24/RData10Programmable I/O, SDRAM DQ1027PA25Programmable I/O27PB25/RLDQMProgrammable I/O, SDRAM LDQM28PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input, reset button I	22	PA20	Programmable I/O	22	PB20/RData8	Programmable I/O, SDRAM DQ8	
25PA23Programmable I/O25PB23/RWEProgrammable I/O, SDRAM WE26PA24Programmable I/O26PB24/RData10Programmable I/O, SDRAM DQ1027PA25Programmable I/O27PB25/RLDQMProgrammable I/O, SDRAM LDQM28PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button I	23	PA21	Programmable I/O	23	PB21/RCAS	Programmable I/O, SDRAM CAS	
26PA24Programmable I/O26PB24/RData10Programmable I/O, SDRAM DQ1027PA25Programmable I/O27PB25/RLDQMProgrammable I/O, SDRAM LDQM28PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button I	24	PA22	Programmable I/O	24	PB22/RData9	Programmable I/O, SDRAM DQ9	
27PA25Programmable I/O27PB25/RLDQMProgrammable I/O, SDRAM LDQM28PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button	25	PA23	Programmable I/O	25	PB23/RWE	Programmable I/O, SDRAM WE	
28PA26Programmable I/O28PB26/RData11Programmable I/O, SDRAM DQ1129PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button	26	PA24	Programmable I/O	26	PB24/RData10	Programmable I/O, SDRAM DQ10	
29PA27Programmable I/O29PB27/RData7Programmable I/O, SDRAM DQ730PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button I	27	PA25	Programmable I/O	27	PB25/RLDQM	Programmable I/O, SDRAM LDQM	
30PA28Programmable I/O30PB28/RData12Programmable I/O, SDRAM DQ1231PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button	28	PA26	Programmable I/O	28	PB26/RData11	Programmable I/O, SDRAM DQ11	
31PA29Programmable I/O31PB29/RData6Programmable I/O, SDRAM DQ632PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button	29	PA27	Programmable I/O	29	PB27/RData7	Programmable I/O, SDRAM DQ7	
32PA30Programmable I/O32PB30/RData13Programmable I/O, SDRAM DQ1333CLKINAClock or generic input33CLKINBClock or generic input, reset button	30	PA28	$\mathcal{C}$	30		Programmable I/O, SDRAM DQ12	
33 CLKINA Clock or generic input 33 CLKINB Clock or generic input, reset button 1		PA29			PB29/RData6		
34 Vcc 3.3V 34 Vcc 3.3V	33	CLKINA	Clock or generic input	33	CLKINB	Clock or generic input, reset button <sup>1</sup>	
	34	Vcc	3.3V	34	Vcc	3.3V	

<sup>1</sup>When depressed the reset button will pull CLKINB to GND through a 4.7K resistor.



Table 6: FPGA Signals				66 <sup>3</sup> FAddr22 Flash address		
Pin	Signal	Description	153	FData0	Flash data	
number		•	146	FData1	Flash data	
165	CartData0	GBA cartridge data/address	142	FData2	Flash data	
166	CartData1	GBA cartridge data/address	135	FData3	Flash data	
167	CartData2	CBA cartridge data/address	126	FData4	Flash data	
168	CartData3	GBA cartridge data/address	119	FData5	Flash data	
172	CartData4	GBA cartridge data/address	115	FData6	Flash data	
173	CartData5	GBA cartridge data/address	108	FData7	Flash data	
174	CartData6	GBA cartridge data/address	152	Foe	Flash output enable	
175	CartData7	GBA cartridge data/address	132	Fce	Flash enable	
176	CartData8	GBA cartridge data/address	151	Fwe	Flash write	
178	CartData9	GBA cartridge data/address	185	Clk	50MHz clock	
179	CartData10	GBA cartridge data/address	204	GreenLED	Green LED control	
180	CartData11	GBA cartridge data/address	71		(0V=illuminated)	
181	CartData12	GBA cartridge data/address	205	RedLED	Red LED control	
187	CartData13	GBA cartridge data/address	71		(0V=illuminated)	
188	CartData14	GBA cartridge data/address	20	PA0	Programmable I/O	
189	CartData15	GBA cartridge data/address	21	PA1	Programmable I/O	
191	CartAddr0	GBA cartridge address	22	PA2	Programmable I/O	
192	CartAddr1	GBA cartridge address	23	PA3	Programmable I/O	
193	CartAddr2	GBA cartridge address	24	PA4	Programmable I/O	
194	CartAddr3	GBA cartridge address	27	PA5	Programmable I/O	
195	CartAddr4	GBA cartridge address	29	PA6	Programmable I/O	
199	CartAddr5	GBA cartridge address	30	PA7	Programmable I/O	
200	CartAddr6	GBA cartridge address	31	PA8	Programmable I/O	
201	CartAddr7	GBA cartridge address	33	PA9	Programmable I/O	
164	CartCs	GBA cartridge select	34	PA10	Programmable I/O	
163	CartRd	GBA cartridge read	35	PA11	Programmable I/O	
162	CartWr	GBA cartridge write	36	PA12	Programmable I/O	
203	CartIReq	GBA interrupt request	37	PA13	Programmable I/O	
182	CartClk	GBA clock output	41	PA14	Programmable I/O	
150	FAddr0	Flash address	42	PA15	Programmable I/O	
149	FAddr1	Flash address	43	PA16	Programmable I/O	
148	FAddr2	Flash address	206	PA17	Programmable I/O	
147	FAddr3	Flash address	18	PA18	Programmable I/O	
141	FAddr4	Flash address	17	PA19	Programmable I/O	
140	FAddr5	Flash address	16	PA20	Programmable I/O	
139	FAddr6	Flash address	15	PA21	Programmable I/O	
138	FAddr7	Flash address	14	PA22	Programmable I/O	
136	FAddr8	Flash address	10	PA23	Programmable I/O	
134	FAddr9	Flash address	9	PA24	Programmable I/O	
133	FAddr10	Flash address	8	PA25	Programmable I/O	
129	FAddr11	Flash address	7	PA26	Programmable I/O	
127	FAddr12	Flash address	6	PA27	Programmable I/O	
125	FAddr13	Flash address	5	PA28	Programmable I/O	
123	FAddr14	Flash address	4	PA29	Programmable I/O	
122	FAddr15	Flash address	3	PA30	Programmable I/O	
121	FAddr16	Flash address	77	CLKINA	Clock or generic input	
120	FAddr17	Flash address	97	PB0	Programmable I/O SDR AM	
114	FAddr18	Flash address	96	PB1/RData5	Programmable I/O, SDRAM	
113	FAddr19	Flash address	05	DD2/D A J J 4	DQ5	
$\frac{112}{45^{1} \cdot 06^{2}}$	FAddr20	Flash address	95	PB2/RAddr4	Programmable I/O, SDRAM A4	
$45^1, 96^2$	FAddr21	Flash address			Λ4	



	Innamico	T =
94	PB3/RAddr3	Programmable I/O, SDRAM A3
90	PB4/RAddr5	Programmable I/O, SDRAM A5
89	PB5/RAddr2	Programmable I/O, SDRAM A2
88	PB6/RAddr6	Programmable I/O, SDRAM A6
87	PB7/RAddr1	Programmable I/O, SDRAM
86	PB8/RAddr7	Programmable I/O, SDRAM
84	PB9/RAddr0	Programmable I/O, SDRAM
83	PB10/RAddr8	Programmable I/O, SDRAM A8
82	PB11/RAddr10	Programmable I/O, SDRAM A10
81	PB12/RAddr9	Programmable I/O, SDRAM A9
75	PB13/RBS1	Programmable I/O, SDRAM BS1
74	PB14/RAddr11	Programmable I/O, SDRAM A11
73	PB15/RBS0	Programmable I/O, SDRAM BS0
71	PB16/RCKE	Programmable I/O, SDRAM CKE
70	PB17/RData4	Programmable I/O, SDRAM DQ4
69	PB18/RUDQM	Programmable I/O, SDRAM UDQM
68	PB19/RRAS	Programmable I/O, SDRAM RAS
67	PB20/RData8	Programmable I/O, SDRAM DQ8
63	PB21/RCAS	Programmable I/O, SDRAM CAS
62	PB22/RData9	Programmable I/O, SDRAM DQ9
61	PB23/RWE	Programmable I/O, SDRAM WE
60	PB24/RData10	Programmable I/O, SDRAM DQ10
59	PB25/RDQM	Programmable I/O, SDRAM LDQM
58	PB26/RData11	Programmable I/O, SDRAM DQ11
57	PB27/RData7	Programmable I/O, SDRAM DQ7
49	PB28/RData12	Programmable I/O, SDRAM DQ12
48	PB29/RData6	Programmable I/O, SDRAM DQ6
47	PB30/RData13	Programmable I/O, SDRAM

		DQ13
80	CLKINB	Clock or generic input, reset
		button
162	RData0	SDRAM DQ0
161	RData1	SDRAM DQ1
107	RData2	SDRAM DQ2
154	RData3	SDRAM DQ3
46	RData14	SDRAM DQ14
44	RData15	SDRAM DQ15
45	RCS	SDRAM CS
110	CPDir	Cport data direction
111	CPStrobe	Cport data strobe
99	CPReset	Cport reset
98	CPReady	Cport data ready
109	CPData0	Cport data
102	CPData1	Cport data
101	CPData2	Cport data
100	CPData3	Cport data

<sup>&</sup>lt;sup>1</sup>Applies if JP10 is installed <sup>2</sup>Applies if JP8 is installed <sup>3</sup>Applies if JP9 is installed