

CS303 – Logic & Digital System Design CS303 – Term Project

Name-Surname/SUID: Jeren Annagurbanova / 28517

January 6, 2020

1. Project Description

Designing a sequential circuitry for a simple telephone conversation and implementing it using Verilog HDL. In Particular, the caller will start the telephone conversation, and will be sending characters to callee (or vice versa). As an output, circuitry will reveal sent characters, and calculated conversation cost sent to each other.


Design:

The state diagram on the following page includes all specific information and states used throughout the circuitry.

Overall, there are 6 states, such as: “Idle”, “Ring”, “Rjct”, “Caller”, “Callee”, “Finn”.

Note: whenever the “rst” button is pressed, circuitry goes to the “Idle” state.



Jeren Ahnagurbanova 28517, Idref.






2. Simulation Results

The testbench provided on SuCourse:

Cost is calculated for characters where for each number $\text{cost} = +1$, the rest valid characters $\text{cost} = +2$ (including 127);





3. Synthesis Results

The screenshots of **timing** and **space** details are given below:

```
=====
Device utilization summary:
-----

Selected Device : 3s100etq144-4

Number of Slices:                178 out of    960    18%
Number of Slice Flip Flops:      131 out of   1920     6%
Number of 4 input LUTs:          342 out of   1920    17%
Number of IOs:                   144
Number of bonded IOBs:           144 out of    108   133% (*)
Number of GCLKs:                  1 out of     24     4%

! WARNING: Xst:1336 -  (*) More than 100% of Device resources are used

Timing Summary:
-----
Speed Grade: -4

Minimum period: 7.185ns (Maximum Frequency: 139.170MHz)
Minimum input arrival time before clock: 12.002ns
Maximum output required time after clock: 4.571ns
Maximum combinational path delay: No path found

Timing Detail:
-----
All values displayed in nanoseconds (ns)

=====
Timing constraint: Default period analysis for Clock 'clk'
Clock period: 7.185ns (frequency: 139.170MHz)
Total number of paths / destination ports: 2074 / 131
-----

Delay:                7.185ns (Levels of Logic = 4)
Source:                cState_FSM_FFd2 (FF)
Destination:           sentMsg_61 (FF)
Source Clock:          clk rising
Destination Clock:     clk rising

Data Path: cState_FSM_FFd2 to sentMsg_61
              Gate      Net
Cell:in->out  fanout  Delay  Delay  Logical Name (Net Name)
-----

```