MIDTERM 2 TOPICS

We're going to stort from building blocks. So,

Transistors

-A transistor is an electrical component that conducts charge based on its input-

P-type: in -d Conducts when in = ground

n-type: in -1 from in = Uce

Aside: p-type transistors only conduct a Vice source, and n-type transistors only conduct a ground source which has to do with transistor construction. You can check anticles about these details on Wikipedia (which is prefly accurate) or the interret in general

Building more complicated things! - Not Gate (Inveter) output = 1

in out


in out

in out

in out

* Note that for the purposes of these gates we will consider Vec to be 1 and ground to be 0.

NANO Gate Vcc out B NAND out out



OR and AND gates are built with the combination of a NOK or NAND gate and a NOT gate. Therefore, their propagation delays are usually greater.

XOR Dout

- Going from a truth table to a circuit: *Simple way: 00 0 We look at 0 0 the entries the circuit 0 1 should return 1, then make AND gates corres ponding to those entries (marked in red in the exemple). Then, we of those.

in this class. If inherested, please look up Kornaugh Mags and offer related topics.

* Circuit to touth table is simple.

Fry every possible input on the circuit and fill the truth table in.

Boolean Algebra

- Defn: Algebra with boolean operators and binary operands

AND X.y or xy
OR X+y
NOT X

ORDER OF OPERATIONS

C) first
NOT second Crote a large implies
a paranthesis)
AND third

or fourth


a+bc = a+ (bc) $\overline{ab} = (not a) \text{ and } (not b)$ ab = not (a and b) $\alpha(b+c) = a$ and (b or c)Laws Identity Law: A+O=A A.1=A zero/one: A+1=1 A.0=0 Inverse: A+A=1 $A.\overline{A}=0$ Commutative: A+B=B+A A-B=B-AAssociative : A+(B+c) = (A+B)+(A(Bc) = (AB)C Vistributive: A(B+C) = AB+AC At(BC) = (A+B) (A+C) Boolean Algebra -> Circuits Each operator is a gate. Simply write the equation out in a Circuit. (ab) + (a+b) b D out

Circuits to boolean algebra - Write out the circuit gotes as boolean operators! 9 - Dol Dout
04 - Dol Dol Dout
6 - Dol Dol Dout
6 - Dol Dol Dout (a5)+(ab) * Go to truth tables from bool. all possible inputs, find the correct output. Propagation Delay Defn: The delay from time an input signal changes to time the output of the circuit changes to its final"

Contamination Delay

Defo: The delay from fine an input signal changes to time an output signal changes (note that this refers to PNY change, not the final value).

A circuit may temporarily produce incorrect output in the red Zone below:



- Gates and wires introduce delays. We will ignore wire delays in this ledure

5ps

5ps

5ps

f(a,b)

5ps

prop. delay = 20ps

cont. delay = 10ps

* Since NAND and NOR gates are
faster than using AND and OR

gates, some simple substitutions

* Since NAND and NOR gates are faster than using AND and OR gates, some simple substitutions may make a circuit faster. For this, we rely on this observation.

 $(a+b) = \overline{a}b$ $(ab) = \overline{a}+\overline{b}$

The above circuit has:

If we ceplace that with (a+b)

We lower our prop. delay to

Combinational Circuits Defni Circuits whose outputs depend ONLy on their current inputs.

* No concept of State in a combinational circuit.


ADDITION


	9	b	sun	Corry	
	O	D	0	O	
	S	1	l	G	
	l	0	(0	
	Ĺ	1	0	1	
			U	<u>.</u>	
			XOR	AND	
5um					

1 bit half adder

Full Adder

- Has additional cin input. Uses 2 Half addess.





* We can nake an n-bit subtractor using a n-bit adder.

Let's observe that

$$A-B=A+(-B)$$

Which requires negation and addition.
Negation in 2's complement is NOT, +1.
We can do the NOT with a gate,
then use the Cin input of the
final adder to do the t1 port
The adder will then do subtraction

* To do both requires a selection. We select between multiple inpub with a multiplexer.

> n-bit choice multiplexer with m-bit inputs:

in the Based on the value of the value of the choice inputs

Choice inputs

Choice inputs

Choice inputs.

Alder Subtractor bins

ALU with AND, OR, t, * Note that I'm using here output bin OPZ ab a b a+5 a+5

a ADD b

illegal

Additional orithmetic operations

Unsigned overflow detection

- If Cout == 1, then there is overflow 2's comp. overflow detection

If most significant bit's cin # sout, there is overflow. Check with xor.

Equality checking

- A) Do bitwise XOR, then NOR all bits. If 1, they're equal.
- B) Subtract numbers, NOR cell bits of result. If Is they're equal.

Set on less than

- Subtract numbers, then the rould's most sky, bit is 1 if a Lb.

n-bit Decode * Based on in, only ONE of the output wires will be 1, the rest will be 0. -> There will always be that is fil Aside: reverse of this is called an encoler

Sequential Circuits


Defor: Circuits whose outputs

depend on their current inputs

as well as their previous inputs

& These circuits maintain a State!


KS -Latch





* Set ONE of the inputs to write a value, then switch both inputs to 0 to renewor.

* Mixes WHAT changes and WHEN /A changes.

* D Controls WHAT the state should O O (nevery) be * C controls WHEN it should change. Clear distinction









-am changes when C=1

- Very brief window where change can happen.

- If the -Do- is relocated to Com's input, then Qs will change when Clock is rising and Qm will change when C=0.




Registers OJTO IN, OUT, Q Wa-1 2011-1 n-bit register



State Machines * Consists of: 1) A register to hold state 2) A comb. circuit to determine output besed on state 3) A comp. circuit to determine next state based on input start o and current state. 50 0 1 0 S1 53 0 S2 53 0 S2 States we represented with circles. Outputs are in states. Transitions are marked with imput.

1) We need a 2 bit register to hold state.



Memory

Rondom Access Monory

Rondom wears we con

access any menory word

we want in the some amount

of time as any other

word.

2 major types we will look at:

Static RAM (SRAM)

L) Made from latches

L) Remembers data as long as

power is on

Dynamic RAM (DRAM)

L) Stores lata in capacitors


L) Forgets data when read or


after some frue

L) Much, much cheaper than

SRAM.

Tri-State Gate





using gates or risking short-circuits

To head: wordline = 1, observe bitline
To Write: wordline = 1, charge and hold
both bitline & bitline

- The wordline serves as an enable switch. - We can represent an SRAM cell like so: - b Q - c - E C=1 to write E=1 to read nxm SRAM 4x2 SRAM word size mean 4 words with 2 bits each wits in bits! - Look into the hardout for an example Lexe SKAM! (also on Canas) WE = write enable OE - on fact enable CS = chip select Cif CS = 0 then this churk of RAM does no thing

* If we want to build large SRAM's the circuits become thin rectangles. Di We wont squares, Let's put multiple words on one 8Kx32 = 23.210.25 = 218 3its total Squere layout would have: 2º latches per side. 29/25 = 24 words in aline. * We still want a single word out of this * We will use part of the address to select row, then select word with the rest of the bits.

* There are 8K words in the RAM. * Therefore there are 213 things to Choose from. The address will be 13 6/61 * Since we have 29 rows, we will use 9 of those address lits to select the row. The remaining 4 will select the word. 29 W16 W17 ---- U3, H)
2500 V32 1

*The most significant bits
select the rowl

Surmary: Inon NXM SRAM: - log, n address bits - Cell array is VAXM rows by Vaxa columns - log, Tram bits to select row - logzn - logz Tran input mux - m data bits Soina 32Kx8 SRAM - 25.20 = 25, 15 address bits - (23 cons) -29 colums -9 bits to select row - 15-9=6 bits to select word - 8 data bits

DRAM Cell

-Stores value in capacitor

The word line

- Stores 1 bit! Uses fewer transistor, than SRAM, thus cheaper.

To read:

1) wordline = 1
2) wait for capacitor to discharge
3) observe bitline.

* NOTE: Reading a DRAM cell destroys its value You need to write the value you observed backly

3) wordline = 0 to store # The capacifor will leak in about 10^{-3} seconds even it not read.

PRAM's periodically refresh themselves. --- END EXAM 2 ---

2) charge and hold billine until capacitor is charged

1) wordline = 1

(o write: