Lynamic RAM bit line -This DRAM cell stores one bit in a capacitor, To Read! 1) wordline = 1 2) bitline (= Hi & (empty wire) 3) The transistor turns on and capacitor charges or discharges the bitline 4) The bit is rewritten as described below: To Write: 1) wordline = 1 2) bifline (input 3) the fensistor temps on and the bitline is held will capacitor is charged 4) wordline \$0

ROM - Read Only Menory


-> Main purpose is reading
-Roms are read many more
times than they're written to

Type	Write?	Rom
	Ouring fabrication	
Rom	Once by user by	7
	burning fuses	1
EPROM	Multiple times by	
	erasing with UV	0
	light_	1 1
EEPROM	Con be erosed and	PROM
	written in circuits	
Flash	Can be erased and	
EEPROM	written in circuits.	(7
	Writes con le	\ (
	done many times	fue: active = 1
NAND Flash	Faster, denser flush	blown = D
	memory	• •
\sim	SSDs are this type	

Building a Single Cycle CPU Step-by-Step Fetch / Execute Cycle 1) Fetch instruction 2) Increment PC 3) Decode instruction 4) Execute first idea! - Having a single menory unit is a structural hazard. We can fin this by adding separate instruction and data memory. FETCH 1) Access instruction memory 2) Increment PC 3) New PC is determined after Instruction is executed love to purps and branches) New PC DC | IMEM | 12standis

132 + 1 + 32 P(+4

UNBUNDLE & DECODE 6j_0p instruction 32 all the Control Signals required (Shown 1/2 Reo) REGISTER FILE - We read two 13 5 reacht registes from 32 the register file - We may use both, only are, or none based on the instruction. We want to write to the RF on Certain instructions



DATA MEMORY (from ALU) DMEM 32 c from AZV o seul sign-ext(imm) Zero from ALU

Determining Control Signals

Please practice on the OneCycle sheets found on Convas for all instructions. Here's what to keep in mind!

- Anything that changes the processor state (Resisters, PC, DMEM) coult be a don't come
- Otherise, decide signals based on what sources and results the instruction needs according to the MIPS sheet.
- For instance, a lw clearly need, on output from PMEM, on add needs an output from the ALU and a beg shouldn't change Registers or PMEM at all.
- Note that if you set a structure like registers and DMEM to NOT write anything with control signals, it doesn't matter what their Jata inputs are

<u>Calculating Timings</u>

- -Please practice on One Cycle sheets.
- For add, sub, and, or, slt instructions?

 Start from PC, get the instruction
 from IMEM then calculate all the
 way to the write data into
 the register file.

 You also need to calculate
 the path from PC->PC. The
 longest of these is your cycle
- For beg, calculate until PC->PC is determined. Note that for PC to be determined, we need the Zero output from the ALU.
- For J, calculate util PC->PC
- For lw, calculate the path from PC->PC and from RF->RF going through ALU and DMEM.
- For sw, calculate the path from PC>PC and from RF -> DMEM going through ALU.

PERFORMANCE

- Performance of a processor is determined by how much time a certain workland takes on different processors.

time = # insts x cycle time x
$$CPI$$

$$\left(\frac{S}{cycle}\right) \left(\frac{Cycle}{irsts}\right)$$

$$= 2 \times 10^{8} H_{2}$$

$$= 2 GH_{2}$$

Improving Performance

- We coult change our benchmark program.

- We can reduce our cycle time

- We can reduce our CPI

Improving Cycle Time

- There are usually tradeoffs to doing

an improvement.

- Either circuit size increases, nor CPI increases based on how we're speeding up.

- We can make improvements by optimizing our circuits.

-Sine our cycle fine is based on the instruction with the longest propagation delay, we must improve that to improve our cycle time at all.

Pipelining

I dea: Make use of idle circuit parts to work on the next instruction.

- Intuitively reduces cycle time if each pipeline stage does a smaller piece of work.

- However, fetching and executing instructions ahead of time con cause several hazords.

For these hazards, we either need preventative action or corrective action.

To prevent:

- We can stall & If we stall

at every possible problem point,

we won't have any issues

To correct:

- If an incorrect instruction is fetched, squash — If incorrect data is being very forward appropriate data from a latt stage

Forwarding:

- Do not violate causality while forwarding: You con't forward data back in time!

- You need a stage's circults to do work with the forwarded data, so the only sensible thing is to forward data from the beginning of a cycle to the end of a cycle.

Squashing

- To squash on instruction, set the stage to contain on instruction that doesn't affect the state

Hazards, Detection and Correction
3 types of main hazords:
1) Control Hazard
- Happens when we go too for with fetching instructions after changing control flow.
with fetching instructions after
Changing control flow.
Ex: 3 slage pipeline,
•
IF EX MEM
L) branches resolved
here
beg \$3,\$4, label (\$3=2\$4) add \$4,5\$5,\$2
add \$45\$5,\$2
label: sub \$4,45,\$3 this will be incorrectly fetched
Correction:
-SQJash
Prevention:
Prevention: -Stall until branch is resolved

- Happens when an instruction in
the pipeline requires the result
of a prior instruction but
that result has not been
committed to state yet

Ex: 5-stage pipeline,

IF ID EX MEM WB

reg.read -> r formats done

add \$4,\$3,\$2

sub \$5,\$4,\$2

Sub needs \$4 at ID, but;the havit been written back yet.

Note that we don't have to wait at ID for forwarding.

Knowing forwarding is available lets as proceed because we know the correct value is going to show up.

Correction: Forwarding & Stylls Prevention: Stall - Note that it may not always be possible to forward without stalling.

Ex:

lur \$4,0(\$5)

add \$7,\$4,\$3

causes a stall

in any pipeline where

MEM completes after EX

3) Structural hazord

- Itappers when a single reserve.

Happened with remong earlier, we fixed it by splitting it its IMEM and DMEM. So, ...

Correction: Stall
Prevention: Add more of the same
resource

Performance in pipelines: Any stall or squash introduces a bubble in the pipeline-This affects the CPI. Example. In a pipelined processor where.
a) faken branches cause 2 bubbles
b) data dependencies after (w Cause 1 bubble
C) Jumps cause 1 bubble taken branches => 10% of dynamic code Jumps => 5% of Lynamic order data dep. afterlu=> 10% of Lynamic code CP1 = 3x0.1 + 2x0.05 + 2x0.1+1x0.75 data dep, Normal Tups, legale taken branches; 1 cycle 1 cycle es, for ex, 2 bubble, (0% for ex, 1 (bubble, bubble, 5% of the time of the time 10% of thetime

Startup cost of pipelines

- If pipeline has n stages, the first instruction is finished at cycle n-1. This starup penalty can be ignored most of the time because it's only incurred once and is regligable after runing many instructions.

Typical MIPS Pipeline

1) Instruction Fetch - IF grestred
2) Instruction Decode - 10 structs
3) Execute - EX-D bronches
Ly Memory - MEM-smen. insb
5) Write buck - WB

Important

-Go over practice problems on