



Digitalna vezja UL, FRI



Vaja 12, MIPS procesor


MIPS – podatkovne poti (enojni cikel)

Pomnilnik:

- ▶ Ukazni
- ▶ Podatkovni

Literatura: Computer Organization and Design, 3rd edition, 2005

<http://dcsuop.blogspot.com/2013/02/computer-organization-and-design-3rd-ed.html>



Procesor MIPS: ukazi


Aritmetično-logični ukazi (R-tip):

Add Unsigned

addu

$R[RD] = R[RS] + R[RT]$

0/2_H




Pomnilni ukazi (I-tip):

Load Word

lw

$R[RT] = M[R[RS] + \text{SgnExtImm}]$

23_H



Pogojna vejitev (I-tip):


Branch on not equal

bne

if($R[RS] \neq R[RT]$)

$PC = PC + 4 + \text{BrAddr}$

5_H



RTL jezik ('Register Transfer Language')


ZAPIS: je določen kot: $\text{Dst} \leftarrow \text{Src}$ ali Src in operacija

Primeri:

- ▶ Vpis v samostojen register (IR, PC):
 - ▶ $\text{IR} \leftarrow \text{Pom}[\text{PC}]$
 - ▶ $\text{PC} \leftarrow \text{PC} + 4$
- ▶ Branje iz registra in vpis v register (Registrski niz):
 - ▶ $\text{A}(\text{RD1}) \leftarrow \text{Reg}[\text{IR}(25-21)]$ (data out \leftarrow address)
 - ▶ $\text{B}(\text{RD2}) \leftarrow \text{Reg}[\text{IR}(20-16)]$
 - ▶ $\text{B} \leftarrow \text{SgnExt}[\text{IR}(15-0)]$ (ALE in \leftarrow data out)
 - ▶ $\text{Reg}[\text{IR}(15-11)] \leftarrow \text{ALEizh}$ (data in \leftarrow data out)
 - ▶ $\text{Reg}[\text{IR}(20-16)] \leftarrow \text{Pom}[\text{ALEizh}]$
- ▶ Določanje izhoda ALE:
 - ▶ $\text{ALEizh} \leftarrow \text{A}(\text{RD1}) + \text{SgnExt}[\text{IR}(15-0)]$
- ▶ Zapis pogojev:
 - ▶ if(A-B==0) then $\text{PC} \leftarrow \text{ALEizh}$

R- tip: Add Unsigned

Ime	Add Unsigned
Mnemonik	addu
Format	R
Operacija	$R[rd] = R[rs] + R[rt]$
OPCODE/FUNCT	0/2I _H



Opis: 0000 00ss ssst tttt dddd d000 00I0 000I

Zapis ukaza: OP RD, RS, RT

Zbirnik: addu \$t9, \$t10, \$t11

0000 000I 00I0 I0II 0I0I 0000 00I0 000I


addu \$t9, \$t10, \$11

OP		RS		RT		RD		Pomik		FUN.	
31	26	25	21	20	16	15	11	10	6	5	0

Strojni ukaz:

IR	0	A _H	B _H	9 _H		21 _H
----	---	----------------	----------------	----------------	--	-----------------

operacija




add:

Izvorna registra: R10 in R11


Izvajanje operacije: $ALEizh \leftarrow A + B$

Shrani rezultat v ponorni register R9

Podatkovne poti - gradniki




Naslavljanje registrov RS in RT, podatki na ALE



RS: $A(RD1) \leq \text{Reg}[IR(25-21)]$

RT: $B(RD2) \leq \text{Reg}[IR(20-16)]$


Seštevanje, naslavljanje registra RD in vpis rezultata



RS: $A(RD1) \leq \text{Reg}[IR(25-21)]$
RT: $B(RD2) \leq \text{Reg}[IR(20-16)]$
 $ALEizh \leq A + B$
RD: $\text{Reg}[IR(15-11)] \leq ALEizh$

I- tip: Load Word

Ime	Load Word
Mnemonik	ld
Format	I
Operacija	$R[rt] = M[R[rs] + \text{SignExtImm}]$
OPCODE	23_H



Opis: 1000 11 ss ssst tttt iiiiii iiiiii
 SignExtImm: { 16 {immediate[15]} , immediate }


Zapis ukaza: OP rt, Imm(rs)

Zbirnik: lw \$t9, 100(\$t10)

1000 1101 0100 1001 0000 0000 0110 0100

SignExtImm: 0000 0000 0000 0000 0000 0000 0110 0100

lw \$t9, 100(\$t10)




lw:

Izvorni register: R10


Izračun naslova: $ALEizh \leq A + B(\text{SgnExt}(\text{IR}(15-0)))$

Branje iz pomnilnika, naslov 105 in vpis podatka v register R9

Podatkovne poti - gradniki




Naslavljanje registra RS, SgnExtImm, podatki na ALE



RS: $A(RD1) \leq \text{Reg}[IR(25-21)]$
 $B(\text{SgnExt}) \leq IR(15-0)$

Naslavljanje registra RT, seštevanje in naslavljanje pomnilnika, podatki v register RT




RS: $A(RD1) \leq \text{Reg}[IR(25-21)]$
B(SgnExt) $\leq IR(15-0)$
 $ALEizh = A + B$

RT: $\text{Reg}[IR(20-16)] \leq \text{Pom}[ALEizh]$

I- tip: Branch on not Equal

Ime	Branch on not Equal
Mnemonik	bne
Format	I
Operacija	if ($R[rs] \neq R[rt]$), $PC = PC + 4 + BrAddr$
OPCODE	5 _H



Opis: 0001 01ss ssst tttt iiii iiii iiii iiii

BrAddr: { 14 {immediate[15]}, immediate, 00 }


Zapis ukaza: OP rs, rt, Imm

Zbirnik: bne \$t10, \$t9, 25

0001 0101 0100 1001 0000 0000 0001 1001

BrAddr: 0000 0000 0000 0000 0000 0000 0001 1001

bne \$t10, \$t9, 25



bne:



Izvorna registra: R10 in R9

ALEIzh = A – B, zastavica Z


Izračun vejitvenega naslova in vpis v PC

Addlzh <= PC+4+BrAddr(IR[15-0]); if Z=0 PC <= Addlzh


Podatkovne poti - gradniki




Registerski niz




Naslavljanje registrov RS, RT, BrAddr, podatki na ALE in seštevalnik



Postavitev zastavice Z, izračun vejitvenega naslova in vpis v PC if Z=0



Processor MIPS: dostava




Cs316 Components


Ukazni pomnilnik, kjer naložimo program v zbirniku iz datoteke

Naslov naslednjega ukaza:
 $PC = PC + 4$


Procesor MIPS: R-tip (addu)




Procesor MIPS: addu + I-tip (lw)



Procesor MIPS: addu + lw + I-tip (bne)



Procesor MIPS: addu + lw + bne



Processor MIPS - krmilni signali

MXB: **SrcB** (1 signal)

0: RD2

1: SgnExt

MXW: **Dst** (1 signal)

0: IR[20-16]

1: IR[15-11]

MXD: **RegW** (1 signal)

0: ALE_o

1: RD

Registerski niz:

R-RW (1 signal)

0: ni vpisa v register

1: vpis v register

Podatkovni pomnilnik:

P-RW (1 signal)

0 - PW

1 - PR

MXBr: **Br** (1 signal)

0: PC+4

1: Br Addr

ALE:

ALEop (2 signala)

00: R-tip (IR(5-0)) + ALE_f

01: seštevanje (1_w)

10: odštevanje (b_{ne})

ALE_f: (3 signali)

000: X+Y,

001: X+I,

010: X-Y,

011: X*Y

100: X/Y,

101: << X -pomik levo,

110: X>> -pomik desno

Krmilna enota za ALE

(IR(31-26)) - ALEop₁, ALEop₀ – določena na osnovi operacijske kode

000000 - addu

IR(5-0) – aritmetično/logična funkcija za ukaze R-tip

21H = 100001 - addu

100011 - lw

000101 - bne

	Ukaz	IR(31-26)	Operacija	ALE operacija	ALEop (2)	IR(5-0) funkcija	ALE (3) f ₂ f ₁ f ₀
R- tip	addu	000000	Seštevanje	ADD	00	100001	000
I-tip	lw	100011	Naloži besedo	ADD	01	xxxxxx	000
I-tip	bne	000101	Primerjava	SUB	10	xxxxxx	010

ALE – kontrolni signali:

Ukaz	ALEop ₁	ALEop ₀	IR ₅	IR ₄	IR ₃	IR ₂	IR ₁	IR ₀	f ₂	f ₁	f ₀
addu	0	0	1	0	0	0	0	1	0	0	0
lw	0	1	x	x	x	x	x	x	0	0	0
bne	1	0	x	x	x	x	x	x	0	1	0

Minimizacija funkcij za krmiljenje ALE:

$$f_2 = 0$$

$$f_1 = \text{ALEop}_1 \cdot \sim \text{ALEop}_0$$


$$f_0 = 0$$

Krmilna enota – krmilni signali (ROM)


Ukaz	IR ₃₁ IR ₃₀ IR ₂₉ IR ₂₈ IR ₂₇ IR ₂₆	Src B	Dst	Reg W	R- RW	P- RW	Br	ALE op1	ALE op0
		7	6	5	4	3	2	1	0
addu	000000	0	1	1	1	1	0	0	0
lw	100011	1	0	0	1	1	0	0	1
bne	000101	x	x	x	0	1	1	1	0

Naslov ROM	IR ₃₁ IR ₃₀ IR ₂₉ IR ₂₈ IR ₂₇ IR ₂₆	SrcB	Dst	Reg W	R- RW	P-RW	Br	ALE op1	ALE op0	ROM podatek
		7	6	5	4	3	2	1	0	
00	000000	0	1	1	1	1	0	0	0	78
23	100011	1	0	0	1	1	0	0	1	99
05	000101	x=0	x=0	x=0	0	1	1	1	0	0E

Procesor MIPS (shema)



Testiranje vezja – preveriti delovanje



Testni program (zbirnik)

- Preveri spodnji testni program.

```
# Test_SC
# R-tip: addu
# I-tip: lw, bne
```

```
# Registri:
# R2= 0x2
# R5= 0x1
# R6= 0x2
# R8= 0x5
# R9= 0x5
# R24= 0x0
```

```
#Pomnilnik
```

```
# 0: 2
```

```
# 1: 3
```

```
start:
```

```
    lw $1, 0($24)
```

```
enak:
```

```
    bne $2,$1, razlicen
```

```
    addu $2, $6, $5
```

```
    addu $10, $8, $9
```

```
    bne $2,$1, enak
```

```
razlicen:
```

```
    lw $2, 1($24)
```