

MPS
6523
TRI-PORT
INTERFACE

6523 TRI-POLL INTERFACE

CONCEPT ...

The 6523 TRI-PORT Interface (TPI) is designed to simplify the implementation of complex I/O operations in microcomputer systems. It has three dedicated 8-bit I/O ports which provide 24 individually programmable I/O lines.

FEATURES:

- 24 individually programmable I/O lines
- Completely static operation
- Two TTL Drive Capability
- 6 directly addressable registers
- 1 MHz, 2MHz and 3MHz operation

6523 REGISTERS

*000 001 010 011 100 101 110	}	RO R1 R2 R3 R4 R5 Hegal	PRA — Port Register A PRB — Port Register B PRC — Port Register C DDRA — Data Direction Register A DDRB — Data Direction Register B DDRC — Data Direction Register States States
*NOTE.	RS	_	RS0 respectively

ORDER NUMBER:

MXS 6523

SPEED RANGE
NO SUFFIX = 450 ns
A = 225 ns
B = 165 ns

PACKAGE DESIGNATOR
C = CERAMIC
P = PLASTIC

6523 PIN CONFIGURATION

٧ ss	1	40	087
PAO	2	39	086
PA1	3	38	085
PA2	4	37	084
PA3	5	36	083
PA4	6	35	082
PAS	7	34	081
PAS	8	33	080
PA7	9	32	PC7
P80	10	31	PCS
PB1	11	30	PCS
P82	12	29	PC4
P83	13	28	PC3
PB4	14	27	PC2
PB5	15	26	PC1
P86	16	25	PCO
P87	17	24	RS0
⋶ \$	18	23	RSI
RW	19	22	RS2
σα۷	20	21	AES

6523 INTERNAL ARCHITECTURE Port Register Port A Α Port A Data Bus Data Bus Buffers Buffers Data PAT-PAO Direction 087-080 A Port Port B Register B Port B CS Buffers Data P87-P80 Direction 8 R/W Chip RSO -Access Control AS1 AS2 Port Port C Register Port C Č Buffers Data PC7-PC0 Direction RES C



MAXIMUM RATINGS

-0.3V to +7.0V Supply Voltage, VCC Input/Output Voltage, VIN -0.3V to +7.0VOperating Temperature, Top 0°C to 70°C Storage Temperature, TSTG -55°C to 150°C


All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

COMMENT


Stresses above those listed under "Absolute Maximum" Ratings" may c 3 permanent damage to the device. These are stru lings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	TINU
Input High Voltage (Normal Operating Levels)	ViH	+ 2.0		vcc	V
Input Low Voltage (Normal Operating Levels)	۷۱۲	-0.3		+0.8	v
Input Leakage Current V _{In} = 0 to 50 V WRITE, RES. CS. RS2-RS0	¹ IN	0	± 1.0	± 2.5	μA
Three-State (Off State) Input Current (V _{In} = 0.4 to 2.4 V V _{CC} = max) D0-D7, PA0-P7, PB0-PB7, PC0-PC7	'TSI /	0	± 2.0	± 10	ALL
Output High Voltage VCC = min, Load = 200 µA)	VOH	24	3.5	УСС	v
Output Low Voltage (VCC = min. Load = 3.2 mA)	VOL	٧SS	02	04	V
Output High Current (Sourcing) (VOH = 2.4 V)	ЮН	-200	-1000	-	uA.
Output Low Current (Sinking) VOL = 0.4 V)	OL	32	-	-	mA
opply Current	'cc	_	50	100	mA
nput Capacitance (Vin 0V: TA = 25 C. f = 1 0 MHz) <u>D0-D7 PA0-PA7 PB0-PB7 PC0-PC7</u> WRITE, RES. RS2-RS0. CS	C _{in}	_	7	10	ρF
(Vin = 0V, T _A = 25°C, f = 1.0 MHz)	Cout	_	7	10	ρF

Note. Negative sign indicates outward current flow positive indicates inward flow.







Note: Ail timings referenced to Villmax, VIH min on inputs and VOL max, VOH min on outputs.



READ CYCLE TIMING

		6523		6523A		65238]
SYMBOL	CHARACTERISTIC	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
TRC	Read Cycle	450	-	225	-	165	-	ns
TACC	Access Time1	_	450	-	225	_	165	ns
TCO	CS to Output Valid	_	270	-	120	_	70	ns
TRCS	R/W high to CS Setup	0	-	0	-	0	_	ns
TRCH	R/W high to CS Hold	0	-	0	_	0	_	ns
ТОТВ	CS to Output Off Delay	20	120	20	120	20	120	ns
TAOD	Address to Output Delay	50	_	50		50	_	ns
TPDS	Port Input Setup	120	_	60	_	40	_	ns
TPDH	Port Input Hold	150	_	150	_	150	_	ns
		1		ļ	i	l	L	l

Note 1: Access Time measured from later of WRITE high or RS stable.

WRITE CYCLE TIMING

		6523		6523A		6523 B		1
SYMBOL	CHARACTERISTIC	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Twc	Write Cycle	450	_	225	_	165	-	n s
TWA	Write Active Time2	420	-	200	-	150	_	ns
TAWS	Address to R/W low Setup	0	_	0	-	0	_	ns
TAWH	Address to R/W low Hold	0	_	0	_	0	-	ns
TOS	Data bus in Setup	150	_	100	_	50	_	ns
₹эн	Data bus in Hold	0	_	0	_	0	-	ns
TWPD	Write active to Port out Celay	_	1000	_	500	_	330	ns

Note 2. Twg is the time while both \overline{CS} and R/W are low



6523 FUNCTIONAL DESCRIPTION

Three 8 bit bi-directional ports (A, B, C) are available on the 6523. Each port has two associated read/write registers:

Data Direction Registers (DDRA, DDRB, DDRC)

Each bit of the data direction registers controls the corresponding pin of the associated port as follows:

DOR bit	Oirection of part pin
0	Input (Output driver disabled) Output (Output driver enabled)

Port Registers (PRA, PRB, PRC)

Reading the Port Register returns the logic states of the associated port pins. The pin voltage levels must meet the VIH and VIL specification limits to ensure valid data. (Excessive loading of the output driver may cause the data read to differ from the expected output.) If the port pin is programmed as an output by the DDR, the output driver is set to the last data written to the corresponding PR bit.

6523 INTERFACE SIGNALS

CS - Chip Select Input

The CS input controls the activity of the 6523. A low level on CS causes the device to respond to signals on the R/W and address (RS) lines. A high on CS prevents these lines from controlling the 6523. The CS line is normally activated (low) by the appropriate address combination from the processor.

R/W - Read/Write Input

The R/W signal is normally supplied by the microprocessor and controls the direction of data transfers of the 6523. A high on R/W indicates a read (data transfer out of the 6523), while a low indicates a write (data transfer into the 6523).

RS2-RS0 - Address inputs

The address inputs select the internal registers (in conjunction with CS and R/W) as indicated by the register table.



DB7-D80 - Data Bus inputs/Outputs

The eight data bus pins transfer information between the 6523 and the system data bus. These pins are high impedance inputs unless CS is low and R/W is high, to read the device. During this read, the data bus output buffers are eight data from the selected register onto the system data bus.

RES - Reset Input

A low on the RES pin clears internal registers. This sets all three ports as inputs (floating), preventing any conflicts on the bidirectional port lines. For port pins to be used as outputs, the desired output data may be written to the port register before enabling the output driver. This sequence can eliminate undesired output conditions when the outputs are enabled via the DDR.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein, heither does it convey any license under its patent rights nor the rights of others.