











TPS65131-Q1

SLVSBB2E -MAY 2012-REVISED MARCH 2017

# TPS65131-Q1 Positive- and Negative-Output DC-DC Converter

### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Test Guidance With the Following Results:
  - Device Temperature Grade 2: -40°C to 105°C Ambient Operating Temperature Range
  - Electrical Characteristics Tested Over -40°C to 125°C Junction Temperature Range
  - Device HBM ESD Classification Level H1C
  - Device CDM ESD Classification Level C4B
- Dual Adjustable Output Voltages up to 15 V and down to -15 V
- 2-A Typical Switch-Current Limit for Boost and Inverter Main Switches
- High Conversion Efficiency
  - Up to 91% at Positive Output Rail
  - Up to 85% at Negative Output Rail
  - Power-Save Mode at Low Load
- Independent Enable Inputs for Power-Up and Power-Down Sequencing
- Control Output for External PFET to Support Complete Supply Disconnect When Shut Down
- 2.7-V to 5.5-V Input-Voltage Range
- Minimum 1.25-MHz Fixed-Frequency PWM Operation
- Thermal Shutdown
- Overvoltage Protection on Both Outputs
- 0.2-µA Typical Shutdown Current
- Small 4-mm × 4-mm QFN-24 Package (RGE)

### **Applications**

- Small- to Medium-Size OLED Displays
- (TFT) LCD, CCD Bias Supply

## 3 Description

The TPS65131-Q1 device is dual-output dc-dc converter generating a positive output voltage up to 15 V and a negative output voltage down to −15 V with output currents of typically 200 mA, depending on input-voltage to output-voltage ratio. With a total efficiency up to 85%, the device is ideal for portable battery-powered equipment. The input-voltage range of 2.7 V to 5.5 V allows, for example, 3.3-V and 5-V rails to power the TPS65131-Q1 device. The TPS65131-Q1 device comes in a QFN-24 package with thermal pad. Requiring few and small external components, the overall solution size can be small.

The converter operates with a fixed-frequency PWM control topology and, with power-save mode enabled, uses a pulse-skipping mode at light load currents. In operation, the typical overall device quiescent current is only 500 µA. In shutdown, the device draws typically 0.2 µA. Independent enable pins allow power-up and power-down sequencing for both outputs. The device has an internal current limit, overvoltage protection, and a thermal shutdown for highest reliability under fault conditions.

The TPS65131-Q1 device is qualified for automotive applications, according to AEC-Q100 temperature grade 2. The electrical characteristics are tested over -40°C to 125°C device junction temperature. This, combined with lowest shutdown currents, small solution size, package with thermal pad, plus good efficiency and protection features, targets automotive and industrial applications.

#### Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65131-Q1	VQFN (24)	4 mm × 4 mm

(1) For all available packages, see the orderable addendum.

#### Application Schematic






Table of (	Contents
------------	----------

1	Features 1		8.2 Functional Block Diagram	
2	Applications 1		8.3 Feature Description	10
3	Description 1		8.4 Device Functional Modes	11
4	Revision History2	9	Application and Implementation	12
5	Pin Configuration and Functions 4		9.1 Application Information	12
6	Specifications		9.2 Typical Applications	12
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	25
	6.2 ESD Ratings	11	Layout	25
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	25
	6.4 Thermal Information		11.2 Layout Example	25
	6.5 Electrical Characteristics 6	12	Device and Documentation Support	26
	6.6 Switching Characteristics		12.1 Device Support	26
	6.7 Typical Characteristics		12.2 Trademarks	26
7	Parameter Measurement Information 8		12.3 Electrostatic Discharge Caution	26
8	Detailed Description9		12.4 Glossary	
0	8.1 Overview9	13	Mechanical, Packaging, and Orderable Information	26

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	anges from Revision D (October 2014) to Revision E	age
•	Changed Features bullet text from "Qualified" toTest Guidance" and HBM classification level from "H2" to "H1C"	1
•	Moved T <sub>stg</sub> spec to the Abs Max Ratings table per new data sheet standard	5
•	Changed "Handling Ratings" to "ESD Ratings" and HBM Value From "±2 kV" to "±1000 V"	5
•	Changed Electrical Characteristics condition statement to "This specification applies over the full recommended input voltage range $V_I = 2.7 \text{ V}$ to 5.5 V and over the temperature range $T_J = -40 ^{\circ}\text{C}$ to 125 °C unless otherwise noted. Typical values apply for $V_I = 3.6 \text{ V}$ and $T_J = 25 ^{\circ}\text{C}$ ."	6
•	Changed The specification applies over the full recommended input voltage range $V_I = 2.7 \text{ V}$ to 5.5 V and over the temperature range $T_J = -40 \text{ °C}$ to 125°C unless otherwise noted. Typical values apply for $V_I = 3.6 \text{ V}$ and $T_J = 25 $	<b>7</b>
•	Added Analog Supply Input Filter description	. 16

CI	hanges from Revision C (March 2014) to Revision D	Page
•	Global editorial changes bringing the datasheet into the new format	1
•	Changed max. efficiency from 89% to 91% and from 81% to 85%	1
•	Deleted "Minimum 1.25 MHz"	1
•	Changed 1-μA shutdown current to typ. 0.2 μA	
•	Relocated and renamed the pin Functions table	4
•	Added thermal pad to pin Functions Table	4
•	Added Thermal Pad to Absolute Maximum Ratings. Added min./max. values where missing	
•	Added V <sub>(VIN)</sub> , V <sub>(INN)</sub> , V <sub>NEG</sub> , V <sub>POS</sub> , V <sub>(ENN)</sub> , V <sub>(ENP)</sub> , V <sub>(PSN)</sub> to Recommended Operating Conditions table	5
•	Added frequency and duty cycles to Switching Characteristics table. Removed from Electrical Characteristics table	
•	Added Rectifier Diode Selection Guide	15
•	Added P-MOSFET Selection Guide	15

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated




Cr	nanges from Revision B (February 2013) to Revision C	Page
•	Added "Electrical Characteristics tested over –40°C to 125°C Junction Temperature Range"	1
•	Deleted T <sub>A</sub> table row	5
•	Changed I <sub>NN</sub> to V <sub>INN</sub> , added pin names VIN and INN	5
•	Added pin name VPOS	5
•	Added pin name VNEG	5
•	Changed I <sub>NP</sub> to V <sub>INP</sub> , added pin name INP	<mark>5</mark>
•	Changed "between pins OUTN to V <sub>INN</sub> " to "between pins OUTN to INN"	<mark>5</mark>
•	Added operating junction temperature	<u>5</u>
•	Added "In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may require derating. See Thermal Information for details."	5
•	Deleted "virtual" from "Operating virtual junction temperature range"	5
•	Changed Electrical Characteristics condition statement to "This specification applies over the full recommended input voltage range $V_I = 2.7 \text{ V}$ to 5.5 V and over the temperature range $T_J = T_A = -40 ^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$ unless otherwise noted. Typical values apply for $V_I = 3.6 \text{ V}$ and $T_J = T_A = 25 ^{\circ}\text{C}$ ."	6
•	Changed I <sub>LIM,min</sub> = 1800 mA to 1700 mA	6
•	Deleted V <sub>POS</sub> = 5 V (105°C) row	
•	Changed $r_{DS(on)P,max}$ ( $V_{POS}$ = 5 V) = 300 m $\Omega$ to 390 m $\Omega$	
•	Changed $r_{DS(on)P,max}$ ( $V_{POS}$ = 10 V) = 200 m $\Omega$ to 230 m $\Omega$	
•	Changed I <sub>LIMP,min</sub> = 1800 mA to 1700 mA	
•	Changed I <sub>LIMP,max</sub> = 2200 mA to 2250 mA	
•	Added $T_A = -40$ °C to 85°C	6
•	Changed minimum f = 1250 kHz to 1150 kHz	<mark>7</mark>
•	Editorially updated Block Diagram	9
•	Changed "The maximum recommended junction temperature (T <sub>J</sub> ) of the TPS65131-Q1 is 125°C." to "The recommended device junction temperature range, T <sub>J</sub> , is -40°C to 125°C."	16
•	Changed $R_{\theta JA} = 37.8^{\circ}$ C/W to $R_{\theta JA} = 34.1^{\circ}$ C/W	16
•	Changed "Specified regulator operation is ensured to a maximum ambient temperature $T_A$ of 105°C." to "The recommended operating ambient temperature range for the device is $T_A = -40$ °C to 105°C."	16
•	Changed "Therefore, the maximum power dissipation is about 1058 mW" to "Use Equation 13 to calculate the maximum power dissipation, $P_D$ max, as a function of $T_A$ . In this equation, use $T_J = 125^{\circ}$ C to operate the device within the recommended temperature range, use $T_J = T_{(TS)}$ to determine the absolute maximum threshold when the device might go into thermal shutdown."	16
•	Changed Equation 13	16
Cł	nanges from Revision A (November 2012) to Revision B	Page
•	Changed CDM ESD rating from C3B to C4B.	1
Cł	nanges from Original (May 2012) to Revision A	Page
•	Device is going from Preview to Production	1
•	Added thermal information table values.	
•	Added V <sub>POS</sub> = 5 V (105°C) row and values to Electrical Characteristics table	
	FUU - (	




# 5 Pin Configuration and Functions

#### 24-pin VQFN With PowerPAD™ Package RGE Package (Bottom View)







#### **Pin Functions**

PI	N	1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
AGND	19	_	Analog ground pin				
BSW	7	0	Gate-control pin for external battery switch. This pin goes low when ENP is set high.				
CN	18	I/O	Compensation pin for inverting converter control				
СР	21	I/O	Compensation pin for boost converter control				
ENN	10	I	Enable pin for the negative-output voltage (0 V: disabled, VIN: enabled)				
ENP	8	I	Enable pin for the positive-output voltage (0 V: disabled, VIN: enabled)				
FBN	16	I	Feedback pin for the negative-output voltage divider				
FBP	22	I	Feedback pin for the positive-output voltage divider				
INN	5, 6	0	Inverting converter switch pin				
INP	1, 24	0	Boost converter switch pin				
NC <sup>(1)</sup>	12, 20	_	Not connected				
OUTN	13, 14	I/O	Inverting converter switch output				
PGND	2, 3	_	Power ground pin				
PSN	11	I	Power-save mode enable for inverter stage (0 V: disabled, VIN: enabled)				
PSP	9	I	Power-save mode enable for boost converter stage (0 V: disabled, VIN: enabled)				
VIN	4	I	Control supply input				
VNEG	15	I	Negative-output voltage-sense input				
VPOS	23	I	Positive-output voltage-sense input				
VREF	17	0	Reference output voltage. Bypass this pin with a 220-nF capacitor to ground. Connect the lower resistor of the negative-output voltage divider to this pin.				
Thermal pa	ad		Thermal pad for thermal performance, connect to PGND <sup>(1)</sup>				

(1) NC - No internal connection



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature, unless otherwise noted (1)

		VA	LUE	UNIT
		-0.3 -0.3 -17 V <sub>(VIN)</sub>	MAX	UNII
Input	voltage range at pins VIN, INN (2)	-0.3	6	V
Volta	nge at pin VPOS (2)	-0.3	17	V
Volta	nge at pin VNEG (2)	-17	$V_{(VIN)} + 0.3$	V
Volta	ige at pins ENN, ENP, FBP, FBN, CN, CP, PSP, PSN, BSW (2)	-0.3	$V_{(VIN)} + 0.3$	V
Input	voltage at pin INP (2)	-0.3	17	V
Diffe	rential voltage between pins OUTN to INN (2)	-0.3	24	V
Ther	mal pad <sup>(2)</sup>	-0.3	0.3	V
T <sub>J</sub> Oper	rating junction temperature	-40	150	°C
T <sub>stg</sub> Stora	age temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±1000	V
	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±750	V

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature, unless otherwise noted

		MIN	MAX	UNIT
$\begin{matrix} V_I \;,\; V_{(VIN)}, \\ V_{(INN)} \end{matrix}$	Application input voltage range, input voltage range at VIN and INN pins	2.7	5.5	V
$V_{POS}$	Adjustable output voltage range for the boost converter	V <sub>I</sub> + 0.5	15	V
$V_{NEG}$	Adjustable output voltage range for the inverting converter	-15	-2	V
V <sub>(ENN)</sub> , V <sub>(ENP)</sub>	Enable signals voltage	0	5.5	V
$V_{(PSN)}, V_{(PSP)}$	Power-save mode enable signals voltage	0	5.5	V
$T_A$	Operating free-air temperature range <sup>(1)</sup>	-40	105	°C
TJ	Operating junction temperature range	-40	125	°C

<sup>(1)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may require derating. See *Thermal Information* for details.

<sup>(2)</sup> All voltage values are with respect to the network ground pin, unless otherwise noted.



### 6.4 Thermal Information

		TPS65131-Q1	
	THERMAL METRIC <sup>(1)</sup>	RGE PACKAGE	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.1	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	36.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.3	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	2.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

## 6.5 Electrical Characteristics

This specification applies over the full recommended input voltage range  $V_1 = 2.7 \text{ V}$  to 5.5 V and over the temperature range  $T_J = -40^{\circ}\text{C}$  to 125°C unless otherwise noted. Typical values apply for  $V_1 = 3.6 \text{ V}$  and  $T_J = 25^{\circ}\text{C}$ .

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC-DC STA	GE (V <sub>(VPOS)</sub> , V <sub>(VNEG)</sub> )						
V <sub>ref</sub>	Reference voltage		I <sub>ref</sub> = 10 μA	1.2	1.213	1.225	V
I <sub>(FBP)</sub>	Positive feedback inpe	ut bias current	$V_{(FBP)} = V_{ref}$		50		nA
I <sub>(FBN)</sub>	Negative feedback inp	out bias current	V <sub>(FBN)</sub> = 0.1 V <sub>ref</sub>		50		nA
V <sub>(FBP)</sub>	Positive feedback reg	ulation voltage		1.189	1.213	1.237	V
V <sub>(FBN)</sub>	Negative feedback re	gulation voltage		-0.024	0	0.024	V
	Total output dc accura	асу			3%		
_	Laurenten au State aus man		V <sub>(VIN)</sub> = 3.6 V		440	620	
r <sub>DS(on)(N)</sub>	Inverter switch on-resistance		V <sub>(VIN)</sub> = 5 V		330	530	mΩ
I <sub>(LIM-N)</sub>	Inverter switch curren	t limit	V <sub>(VIN)</sub> = 3.6 V	1700	1950	2200	mA
		V <sub>(POS)</sub> = 5 V		230	390		
r <sub>DS(on)(P)</sub>	Boost switch on-resist	ance	V <sub>(POS)</sub> = 10 V		170	230	mΩ
I <sub>(LIM-P)</sub>	Boost switch current I	imit	V <sub>(VIN)</sub> = 3.6 V, V <sub>(POS)</sub> = 8 V	1700	1950	2250	mA
CONTROL	STAGE						
V <sub>IH</sub>	High-level input voltaç PSP, PSN	ge, ENP, ENN,		1.4			V
V <sub>IL</sub>	Low-level input voltag PSP, PSN	e, ENP, ENN,				0.4	V
	Input current, ENP, E	NN, PSP, PSN	ENP, ENN, PSP, PSN connected to GND or VIN		0.01	0.1	μΑ
R <sub>(BSW)</sub>	Output resistance				27		kΩ
		VIN	$V_{(VIN)} = 3.6 \text{ V}, I_{(POS)} = I_{(NEG)} = 0,$ ENP = ENN = PSP = PSN =		300	500	
IQ	Quiescent current	VPOS			100	120	μΑ
		VNEG	$V_{(VIN)},$ $V_{(POS)} = 8 \text{ V}, V_{(NEG)} = -5 \text{ V}$		100	120	
I <sub>SD</sub>	Shutdown supply curr	ent	ENN = ENP = LOW, T <sub>A</sub> = -40°C to 85°C		0.2	1.5	μΑ
V <sub>(UVLO)</sub>	Undervoltage lockout	threshold		2.1	2.35	2.7	V
T <sub>(TS)</sub>	Thermal shutdown				150		°C
T <sub>(TS-HYS)</sub>	Thermal shutdown hy	steresis	Junction temperature decreasing		5		°C

Product Folder Links: TPS65131-Q1

DITIL DOCUMENTATION FEEDDACK




### 6.6 Switching Characteristics

The specification applies over the full recommended input voltage range  $V_1 = 2.7 \text{ V}$  to 5.5 V and over the temperature range  $T_1 = -40 \text{ °C}$  to 125°C unless otherwise noted. Typical values apply for  $V_1 = 3.6 \text{ V}$  and  $T_1 = 25 \text{ °C}$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREQUENC	CY					
f	Oscillator frequency		1150	1380	1500	kHz
DUTY CYC	LE					
D <sub>(MAX-P)</sub>	Maximum-duty-cycle, boost converter			87.5%		
D <sub>(MAX-N)</sub>	Maximum-duty-cycle, inverting converter			87.5%		
D <sub>(MIN-P)</sub>	Minimum-duty-cycle, boost converter			12.5%		
D <sub>(MIN-N)</sub>	Minimum-duty-cycle, inverting converter			12.5%		

## 6.7 Typical Characteristics

At 25°C, unless otherwise noted.





## 7 Parameter Measurement Information

**Table 1. List of Components** 

REFERENCE	SETUP	VALUE, DESCRIPTION
C1, C2		4.7 µF, ceramic, 6.3 V, X5R
C3		0.1 μF, ceramic, 10 V, X5R
C4, C5		4 x 4.7 μF, ceramic, 25 V, X7R
C6	_	10 nF, ceramic, 16 V, X7R
C7		4.7 nF, 50 V, C0G
C8		220 nF, ceramic, 6.3 V, X5R
D4	V <sub>POS</sub> = 10.5 V	1 ΜΩ
R1	V <sub>POS</sub> = 15 V	975 kΩ
DO	V <sub>POS</sub> = 10.5 V	130 kΩ
R2	V <sub>POS</sub> = 15 V	85.8 kΩ
R3	V <sub>NEG</sub> = −10 V	1 ΜΩ
K3	V <sub>NEG</sub> = −15 V	1.3 ΜΩ
R4	V <sub>NEG</sub> = −10 V	121.2 kΩ
K4	V <sub>NEG</sub> = −15 V	104.8 kΩ
R7		100 Ω
D1, D2 L1, L2		Schottky, 1 A, 20 V, Onsemi MBRM120
	_	4.7 μH, Epcos B82462-G4472
Q1		MOSFET, p-channel, 12 V, 4 A, Vishay Si2323DS




Figure 5. Parameter Measurement Setup

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated




## 8 Detailed Description

#### 8.1 Overview

The TPS65131-Q1 is a dual-output dc-dc converter that generates two adjustable output voltages. One output voltage is positive (boost converter), the other is negative (inverting converter). The positive output is adjustable up to 15 V, the negative output is adjustable down to –15 V. The device operates with an input voltage range of 2.7 V to 5.5 V. Both converters (positive and negative output) work independently of each other. They share a common clock and a common voltage reference. A fixed-frequency, pulse-width-modulated (PWM) regulator controls both outputs separately. In general, each converter operates in continuous-conduction mode (CCM). To improve efficiency at light loads, the converters can operate in discontinuous-conduction mode (DCM). When the power-save mode is enabled, the converters automatically transition between CCM and DCM operation: As the load current decreases, the converter enters DCM mode. Power-save mode is individually configurable for both outputs. The transition as a function of the load current works independently for each converter.

## 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback



### 8.3 Feature Description

#### 8.3.1 Power Conversion

Both converters operate in a fixed-frequency, PWM control scheme. The on-time of the internal switches varies depending on the input-to-output voltage ratio and the load. During the on-time, the inductors connected to the converters charge with current. In the remaining time, the off-time with a time period set by the fixed operating frequency, the inductors discharge into the output capacitors through the rectifier diodes. Usually at higher loads, the inductor currents are continuous. At lighter loads, the boost converter uses an additional internal switch to allow current to flow back to the input. This avoids inductor current becoming discontinuous in the boost converter. At the inverting converter, during light loads, the inductor current can become discontinuous. In this case, the control circuit of the inverting controller output automatically takes care of these changing conditions to operate always with an optimum control setup.

#### 8.3.2 Control

The controller circuits of both converters employ a fixed-frequency, multiple-feedforward controller topology. These circuits monitor input voltage, output voltage, and voltage drop across the switches. Changes in the operating conditions of the converters directly affect the duty cycle and must not take the indirect and slow way through the output voltage-control loops. A self-learning control corrects measurement errors in this feedforward system. An external capacitor damps the output to avoid output-voltage steps due to output changes of this self-learning control system.

The voltage loops, determined by the error amplifiers, must only handle small signal errors. The error amplifiers feature internal compensation. Their inputs are the feedback voltages on the FBP and FBN pins. The device uses a comparison of these voltages with the internal reference voltage to generate an accurate and stable output voltage.

#### 8.3.3 Output Rails Enable or Disable

Both converters can be enabled or disabled individually. Applying a logic HIGH signal at the enable pins (ENP for the boost converter, ENN for the inverting converter) enables the corresponding output. After enabling, internal circuitry, necessary to operate the specific converter, then turns on, followed by the *Soft Start*.

Applying a low signal at the enable ENP or ENN pin shuts down the corresponding converter. When both enable pins are low, the device enters shutdown mode, where all internal circuitry turns off. The device now consumes shutdown current flowing into the VIN pin. The output loads of the converters can be disconnected from the input, see *Load Disconnect*.

### 8.3.4 Load Disconnect

The device supports completely disconnecting the load when the converters are disabled. For the inverting converter, the device turns off the internal PMOS switch. If the inverting converter is turned off, no dc current path remains which could discharge the battery or supply.

This is different for the boost converter. The external rectifying diode, together with the boost inductor, form a dc current path which could discharge the battery or supply if any load connects to the output. The device has no internal switch to prevent current from flowing. For this reason, the device offers a PMOS gate control output (BSW) to enable and disable a PMOS switch in this dc current path, ideally directly between the boost inductor and battery. To be able to fully disconnect the battery, the forward direction of the parasitic backgate diode of this switch must point to the battery or supply. The external PMOS switch, which connects to BSW, turns on when the boost converter is enabled and turns off when the boost converter is disabled.

#### 8.3.5 Soft Start

Both converters have implemented soft-start functions. When each converter is enabled, the implemented switch current limit ramps up slowly to its nominal programmed value in typically 1 ms. The device includes this function to limit the input current during start-up to avoid high peak input currents, which could interfere with other systems connected to the same battery or supply.

If the application includes the *Load Disconnect* PMOS switch, a current flows from the input to the output of the boost converter at the moment the PMOS switch becomes conducting.



### Feature Description (continued)

### 8.3.6 Overvoltage Protection

Both built-in converters (boost and inverter) have implemented individual overvoltage protection. If the feedback voltage under normal operation exceeds the nominal value by typically 5%, the corresponding converter shuts down immediately to protect any connected circuitry from possible damage.

#### 8.3.7 Undervoltage Lockout

An undervoltage lockout prevents the device from starting up and operating if the supply voltage at the VIN pin is lower than the undervoltage lockout threshold. For this case, the device automatically shuts down both converters when the supply voltage at VIN falls below this threshold. Nevertheless, parts of the control circuits remain active, which is different than device shutdown using EN inputs. The device includes the undervoltage lockout function to prevent device malfunction.

### 8.3.8 Overtemperature Shutdown

The device automatically shuts down both converters if the implemented internal temperature sensor detects a chip temperature above the thermal shutdown temperature. It automatically starts operating again when the chip temperature falls below this threshold plus hysteresis threshold. The built-in hysteresis avoids undefined operation caused by ringing from shutdown and prevents operating at a temperature close to the overtemperature shutdown threshold.

### 8.4 Device Functional Modes

#### 8.4.1 Power-Save Mode

The power-save mode can improve efficiency at light loads. In power-save mode, the converter only operates when the output voltage falls below an device internally set threshold voltage. The converter ramps up the output voltage with one or several operating pulses and goes again into power-save mode once the inductor current becomes discontinuous.

The PSN and PSP logic level selects between power-save mode and continuous-conduction mode. If the specific pins (PSP for the boost converter, PSN for the inverting converter) are HIGH, the power-save mode for the corresponding converter operates at light loads. Similary, a LOW on the PSP pin or PSN pin disables the power-save mode for the corresponding converter.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS656131-Q1 boost converter output voltage,  $V_{POS}$ , and the inverting converter output voltage,  $V_{NEG}$ , require external components to set the required output voltages. The valid output voltage ranges are as shown in *Recommended Operating Conditions*). The passages below show typical application examples with different output voltage settings and guidance for external component choices.

### 9.2 Typical Applications

### 9.2.1 TPS65131-Q1 With $V_{POS} = 10.5 \text{ V}$ , $V_{NEG} = -10 \text{ V}$




Figure 6. Typical Application Schematic With  $V_{POS} = 10.5 \text{ V}$ ,  $V_{NEG} = -10 \text{ V}$ 

## 9.2.1.1 Design Requirements

This design example uses the following parameters:

**Table 2. Design Parameters** 

Design Parameter	Example Value			
Input voltage range	2.7 V t	o 5.5 V		
Boost converter output voltage, V <sub>POS</sub>	$R1 = 1 \text{ M}\Omega$ $R2 = 130 \text{ k}\Omega$ $C9 = 6.8 \text{ pF}$	10.5 V		



#### Table 2. Design Parameters (continued)

Design Parameter	Example Value				
Inverting converter output voltage, V <sub>NEG</sub>	R3 = 1 MΩ R4 = 121.2 kΩ C10 = 7.5 pF	-10 V			

In this example, the converters operate with power-save mode both enabled and disabled (see *Power-Save Mode*).

### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Programming the Output Voltage

#### 9.2.1.2.1.1 Boost Converter

An external resistor divider adjusts the output voltage of the TPS65131-Q1 boost converter stage. Connect this divider to the FBP pin. The typical value of the voltage at the FBP pin is the reference voltage, which is 1.213 V. The maximum recommended output voltage at the boost converter is 15 V. To achieve appropriate accuracy, the current through the feedback divider should be about 100 times higher than the current into the FBP pin. Typical current into the FBP pin is 0.05  $\mu$ A, and the voltage across R2 is 1.213 V. Based on those values, the recommended value for R2 should be lower than 200 k $\Omega$  in order to set the divider current at 5  $\mu$ A or higher.

Calculate the value of resistor R1, as a function of the needed output voltage (V<sub>POS</sub>), with Equation 1:

$$R1 = R2 \times \left(\frac{V_{POS}}{V_{ref}} - 1\right)$$
 (1)

In this example, with R2 = 130 k $\Omega$ , choose R1 = 1 M $\Omega$  to set  $V_{POS}$  = 10.5 V.

#### 9.2.1.2.1.2 Inverting Converter

An external resistor divider adjusts the output voltage of the TPS65131-Q1 inverting converter stage. Connect this divider to the FBN pin. Unlike the feedback divider at the boost converter, the reference point of the feedback divider is not GND, but  $V_{ref}$ . So the typical value of the voltage at the FBN pin is 0 V. The minimum recommended output voltage at the inverting converter is –15 V. Feedback divider current considerations are similar to the considerations for the boost converter. For the same reasons, the feedback divider current should be in the range of 5  $\mu$ A or higher. The voltage across R4 is 1.213 V. Based on those values, the recommended value for R4 should be lower than 200 k $\Omega$  in order to set the divider current at the required value.

Calculate the value of resistor R3, as a function of the needed output voltage (V<sub>NEG</sub>), with Equation 2:

$$R3 = -R4 \times \left(\frac{V_{NEG}}{V_{ref}}\right) \tag{2}$$

In this example, with R4 = 121.2 k $\Omega$  k $\Omega$ , choose R3 = 1 M $\Omega$  to set  $V_{NEG}$  = -10 V.

#### 9.2.1.2.2 Inductor Selection

An inductive converter normally requires two main passive components to store energy during the conversion. Therefore, each converter requires an inductor and a storage capacitor. To select the right inductor, it is recommended to keep the possible peak inductor current below the current-limit threshold of the power switch in the chosen configuration. For example, the current-limit threshold of the switch for the boost converter and for the inverting converters is nominally 1950 mA. The highest peak current through the switches and the inductor depends on the output load ( $I_{POS}$ ,  $I_{NEG}$ ), the input voltage ( $V_{I}$ ), and the output voltages ( $V_{POS}$ ,  $V_{NEG}$ ). Use Equation 3 to estimate the peak inductor current in the boost converter,  $I_{(L-P)}$ . Equation 4 shows the corresponding formula for the inverting converter,  $I_{(L-N)}$ .

$$I_{(L-P)} = \frac{V_{POS}}{V_I \times 0.64} \times I_{POS}$$
(3)

$$I_{(L-N)} = \frac{V_I - V_{NEG}}{V_I \times 0.64} \times I_{NEG}$$
(4)

Copyright © 2012–2017, Texas Instruments Incorporated



The second parameter for choosing the inductor is the desired current ripple in the inductor. Normally, it is advisable to work with a ripple of less than 20% of the average inductor current. A smaller ripple reduces the losses in the inductor, as well as output voltage ripple and EMI. But in the same way, output voltage regulation gets slower, causing higher voltage changes during fast load changes. In addition, a larger inductor usually increases the total system cost. Keep those parameters in mind and calculate the possible inductor value with Equation 5 for the boost converter (L1) and Equation 6 for the inverting converter (L2).

$$L1 = \frac{V_{I} \times (V_{POS} - V_{I})}{\Delta I_{(L-P)} \times f \times V_{POS}}$$
(5)

$$L2 = \frac{V_I \times V_{NEG}}{\Delta I_{(L-N)} \times f \times (V_{NEG} - V_I)}$$
(6)

The parameter f is the switching frequency. For the boost converter,  $\Delta I_{(L-P)}$  is the ripple current in the inductor, that is, 20% of  $I_{(L-P)}$ . Accordingly, for the inverting converter,  $\Delta I_{(L-N)}$  is the ripple current in the inductor, that is, 20% of  $I_{(L-N)}$ .  $V_I$  is the input voltage, which is 3.3 V in this example. So, the calculated inductance value for the boost inductor is 5.1  $\mu$ H and for the inverting converter inductor is 5.1  $\mu$ H. With these calculated values and the calculated currents, it is possible to choose a suitable inductor.

In typical applications, the recommendation is to choose a 4.7- $\mu$ H inductor. The device is optimized to work with inductance values between 3.3  $\mu$ H and 6.8  $\mu$ H. Nevertheless, operation with higher inductance values may be possible in some applications. Perform detailed stability analysis in this case. Be aware of the possibility that load transients and losses in the circuit can lead to higher currents than estimated in Equation 3 and Equation 4. Also, the losses caused by magnetic hysteresis and conductor resistance are a major parameter for total circuit efficiency.

The following table shows inductors from different suppliers used with the TPS65131-Q1 converter:

VENDOR (1)	INDUCTOR SERIES
EPCOS	B8246284-G4
Wurth Elektronik	7447789XXX
WUITH EIERTIONIK	744031XXX
TDK	VLF3010
IDK	VLF4012
Cooper Electronics Technologies	SD12

Table 3. List of Inductors

#### 9.2.1.2.3 Capacitor Selection

#### 9.2.1.2.3.1 Input Capacitor

As a recommendation, choose an input capacitors of at least 4.7 µF for the input of the boost converter (INP) and accordingly for the input of the inverting converter (INN). This improves transient behavior of the regulators and EMI behavior of the total power-supply circuit. Choose a ceramic capacitor or a tantalum capacitor. For the use of a tantalum capcitor, an additional, smaller ceramic capacitor (100 nF) in parallel is required. Place the input capacitor(s) close to the input pins.

#### 9.2.1.2.3.2 Output Capacitors

One of the major parameters necessary to define the capacitance value of the output capacitor is the maximum allowed output voltage ripple of the converter. Two parameters, which are the capacitance and the equivalent series resitance (ESR), affect this ripple. It is possible to calculate the minimum capacitance needed for the defined ripple, supposing that the ESR is zero. Use Equation 7 for the boost-converter output capacitor (C4min) and Equation 8 for the inverting-converter output capacitor (C5min).

$$C4min = \frac{I_{POS} \times (V_{POS} - V_{I})}{f \times \Delta V_{POS} \times V_{POS}}$$
(7)

$$C5 min = \frac{I_{NEG} \times V_{NEG}}{f \times \Delta V_{NEG} \times (V_{NEG} - V_{1})}$$
(8)

Submit Documentation Feedback

Product Folder Links: TPS65131-Q1

<sup>(1)</sup> See Third-party Products Disclaimer



The parameter f is the switching frequency.  $\Delta V_{POS}$  and  $\Delta V_{NEG}$  are the maximum allowed ripple voltages for each converter.

Choosing a ripple voltage in the range of 10 mV requires a minimum capacitance of 12 µF. The total ripple is larger due to the ESR of the output capacitor. Use Equation 9 for the boost converter and Equation 10 for the inverting converter to calculate this additional ripple component.

$$\Delta V_{(ESR-P)} = I_{POS} \times R_{(ESR-C4)}$$
(9)

$$\Delta V_{(ESR-N)} = I_{NEG} \times R_{(ESR-C5)}$$
(10)

In this example, an additional ripple of 2 mV is the result of using a typical ceramic capacitor with an ESR in the  $10\text{-m}\Omega$  range. The total ripple is the sum of the ripple caused by the capacitance and the ripple caused by the ESR of the capacitor. In this example, the total ripple is 10 mV.

Load transients can create additional ripple. When the load current increases rapidly, the output capacitor must provide the additional current until the inductor current increases by the control loop which sets a higher on-time (duty cycle) of the main switch. The higher duty cycle results in longer inductor charging periods. The inductance itself also limits the rate of increase of the inductor current. When the load current decreases rapidly, the output capacitor must store the excess energy (stored in the inductor) until the regulator has decreased the inductor current by reducing the duty cycle. The recommendation is to use higher capacitance values, as the foregoing calculations show.

#### 9.2.1.2.4 Rectifier Diode Selection

Both converters (the boost and inverting converter) require rectifier diodes, D1 and D2. As a recommendation, to reduce losses, use Schottky diodes. The forward current rating needed is equal to the maximum output current. Consider that the maximum currents,  $I_{POS}$ max and  $I_{NEG}$ max, might differ for  $V_{POS}$  and  $V_{NEG}$  when choosing the diodes.

#### 9.2.1.2.5 External P-MOSFET Selection

During shutdown, when connected to a power supply, a path from the power supply to the positive output conducts through the inductor and an external diode. Optionally, in oder to fully disconnect the positive output  $V_{POS}$  during shutdown, add an external p-MOSFET (Q1). The BSW pin controls the gate of the p-MOSFET. When choosing a proper p-MOSFET, the  $V_{GS}$  and  $V_{GD}$  voltage ratings must cover the input voltage range, the drain current rating must not be lower than the maximum input current flowing into the application, and conditions of the p-MOSFET operating area must fit.

If there is no intention to use an external p-MOSFET, leave the BSW pin floating.

#### 9.2.1.2.6 Stabilizing the Control Loop

### 9.2.1.2.6.1 Feedforward Capacitors

As a recommendation, to speed up the control loop, place feedforward capacitors in the feedback divider, parallel to R1 (boost converter) and R3 (inverting converter). Equation 11 shows how to calculate the appropriate value for the boost converter, and Equation 12 for the inverting converter.

$$C9 = \frac{6.8 \ \mu s}{R1} \tag{11}$$

$$C10 = \frac{7.5 \ \mu s}{R3} \tag{12}$$

In this application example, C9 = 6.8 pF and C10 = 7.5 pF match the choices of R1 and R3.

To avoid coupling noise into the control loop from the feedforward capacitors, it is possible to place a series resistor to limit the bandwidth of the feedforward effect. Any value between 10 k $\Omega$  and 100 k $\Omega$  is suitable. The higher the resistance, the lower the noise coupled into the control loop system.

Copyright © 2012–2017, Texas Instruments Incorporated

Submit Documentation Feedback

### 9.2.1.2.6.2 Compensation Capacitors

The device features completely internally compensated control loops for both converters. The internal feedforward system has built-in error correction which requires external capacitors. As a recommendation, use a 10-nF capacitor at the CP pin of the boost converter and a 4.7-nF capacitor at the CN pin of the inverting converter.

### 9.2.1.3 Analog Supply Input Filter

To ensure a noise free voltage supply of the IC, it is recommended to add an RC or LC filter between IIN and VIN pins.

#### 9.2.1.3.1 RC-Filter

For most applications an RC filter can be used with a resistance value of 100  $\Omega$  minimum and capacitor value of 0.1  $\mu$ F as in the application example Figure 6.

#### 9.2.1.3.2 LC-Filter

For applications where input voltages  $V_I$  with a fast rising edge (slew rate  $\geq$  275 mV/ $\mu$ s) are expected, it is recommended to replace the resistor R7 with a ferrite bead to minimize the delay between the signals on IIN and VIN. A ferrite bead with the lowest possible DCR and a proper current rating should be selected - BLM18KG101TN1 for example. A conservative approach for the current rating specification is to set it at 1.5 times or twice the maximum input current.

**Table 4. List of Ferrite Beads** 

VENDOR	FERRITE BEAD SERIES			
Murata	BLMxKG			

#### 9.2.1.4 Thermal Information

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues, such as thermal coupling, airflow, added heatsinks and convection surfaces, and the presence of heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance follow.


- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow to the system


The recommended device junction temperature range,  $T_J$ , is  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The thermal resistance of the 24-pin QFN, 4-mm × 4-mm package (RGE) is  $R_{\theta JA} = 34.1^{\circ}\text{C/W}$ . The recommended operating ambient temperature range for the device is  $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ . Use Equation 13 to calculate the maximum power dissipation,  $P_D$ max, as a function of  $T_A$ . In this equation, use  $T_J = 125^{\circ}\text{C}$  to operate the device within the recommended temperature range, use  $T_J = T_{(TS)}$  to determine the absolute maximum threshold when the device might go into thermal shutdown. If the maximum ambient temperature of the application is lower, more heat dissipation is possible.

$$P_{D} \max = \frac{T_{J} - T_{A}}{R_{\theta J A}}$$
(13)



### 9.2.1.5 Application Curves








Figure 8. Boost Converter (V<sub>POS</sub>) Efficiency vs Output Current




Figure 9. Inverting Converter ( $V_{NEG}$ ) Efficiency vs Output






Figure 10. Inverting Converter ( $V_{NEG}$ ) Efficiency vs Output Current














## 9.2.2 TPS65131-Q1 With $V_{POS} = 5.5 \text{ V}$ , $V_{NEG} = -5 \text{ V}$

#### 9.2.2.1 Design Requirements

The design procedure for this setup is similar to the first example, see *Detailed Design Procedure*. Change the feedback dividers to set the output voltage, see *Programming the Output Voltage*. Further, choose the feedforward capacitors according to *Feedforward Capacitors*. Table 5 shows the components being changed. See Figure 6.

**Table 5. Design Parameters** 

Design Parameter	Example Value					
Input voltage range	2.7 V t	o 5.5 V				
Boost converter output voltage, V <sub>POS</sub>	R1 = 390 kΩ R2 = 110 kΩ C9 = 18 pF	5.5 V				
Inverting converter output voltage, V <sub>NEG</sub>	R3 = 620 kΩ R4 = 150 kΩ C10 = 12 pF	–5 V				


Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



In this example, the converters are operated with power-save mode both enabled and disabled (see *Power-Save Mode*).

## 9.2.2.2 Application Curves








Figure 27. Boost Converter (V<sub>POS</sub>) Efficiency vs Output Current



Current







Figure 29. Inverting Converter ( $V_{NEG}$ ) Efficiency vs Output Current





## 9.2.3 TPS65131-Q1 With $V_{POS} = 15 \text{ V}$ , $V_{NEG} = -15 \text{ V}$

### 9.2.3.1 Design Requirements

The design procedure for this setup is similar to the first example, see *Detailed Design Procedure*. Change the feedback dividers to set the output voltage, see *Programming the Output Voltage*. Further, choose the feedforward capacitors according to *Feedforward Capacitors*. Table 6 shows the components being changed. See Figure 6.

**Table 6. Design Parameters** 

Design Parameter	Examp	le Value		
Input voltage range	2.7 V t	o 5.5 V		
Boost converter output voltage, V <sub>POS</sub>	R1 = 975 kΩ R2 = 85.8 kΩ C9 = 6.8 pF	15 V		
Inverting converter output voltage, V <sub>NEG</sub>	R3 = 1.3 MΩ R4 = 104.8 kΩ C10 = 5.6 pF	–15 V		

Product Folder Links: TPS65131-Q1


Submit Documentation Feedback


Copyright © 2012–2017, Texas Instruments Incorporated




In this example, the converters operate with power-save mode both enabled and disabled (see *Power-Save Mode*).

## 9.2.3.2 Application Curves





Current



Current





Figure 36. Inverting Converter (V<sub>NEG</sub>) Efficiency vs Output Current

Figure 37. Inverting Converter ( $V_{\text{NEG}}$ ) Efficiency vs Output Current





Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated



## 10 Power Supply Recommendations

The TPS65131-Q1 input voltage ranges from 2.7 V to 5.5 V. Consequently, the supply can come, for example, from a 3.3-V or 5-V rail. If the device starts into load during the *Soft Start* phase, the drawn input current can be higher than during post-start operation. Consider the application requirements when selecting the power supply.

To avoid unintended toggling of the *Undervoltage Lockout*, connect the TPS65131-Q1 via a low-impedance path to the power supply.

## 11 Layout

### 11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. Improper layout might show the symptoms of poor line or load regulation, ground and output voltage shifts, stability issues, unsatisfying EMI behavior or worsened efficiency. Therefore, use wide and short traces for the main current paths and for the power ground tracks. The input capacitors (C1, C2, C3), output capacitors (C4, C5), the inductors (L1, L2), and the rectifying diodes (D1, D2) should be placed as close as possible to the IC to keep parasitic inductances low. Use a wide PGND plane. Connect the analog ground pin (AGND) to the PGND plane. Further, connect the PGND plane with the exposed thermal pad. Place the feedback dividers as close as possible to the control pin (boost converter) or the VREF pin (inverting converter) of the IC.

Figure 42 provides an layout example which is recommended to be followed.

## 11.2 Layout Example




Figure 42. TPS65131-Q1 Layout Recommendation

Submit Documentation Feedback



## 12 Device and Documentation Support

### 12.1 Device Support

### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.2 Trademarks

PowerPAD is a trademark of Texas Instruments.

## 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

8-Feb-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65131TRGERQ1	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 105	2U65131 Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





8-Feb-2017

#### OTHER QUALIFIED VERSIONS OF TPS65131-Q1:

• Catalog: TPS65131

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65131TRGERQ1	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 8-Feb-2017



#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS65131TRGERQ1	VQFN	RGE	24	3000	367.0	367.0	35.0	



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RGE (S-PVQFN-N24)


## PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206344-3/AK 08/15

NOTES: A. All linear dimensions are in millimeters



# RGE (S-PVQFN-N24)

## PLASTIC QUAD FLATPACK NO-LEAD



### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.