

具閘極邊界溝槽結構之金氧半穿隧二極體 之暫態電流強化行為

Enhanced Transient Current Behavior in MIS(p) Tunnel Diode with Gate Edge Trench Structure

Presenter: Jian-Yu Lin (林建宇)

Advisor : Dr. Jenn-Gwo Hwu (胡振國 博士)



*Graduate Institute of Electronics Engineering
National Taiwan University*



Outline

- *Introduction*
- *Experimental*
- *Part I.* *I–V and C–V Characteristics of Trench MIS TDs*
- *Part II.* *Transient Current Behavior of Trench MIS TDs*
- *Part III.* *Influence of EOT on Transient Current Behavior of MIS TDs*
- *Conclusion and Future Work*

Outline

- *Introduction*
- *Experimental*
- *Part I.* *I–V and C–V Characteristics of Trench MIS TDs*
- *Part II.* *Transient Current Behavior of Trench MIS TDs*
- *Part III.* *Influence of EOT on Transient Current Behavior of MIS TDs*
- *Conclusion and Future Work*

Outline

- *Introduction*

- Motivation

- Background of MIS TDs

- $I-V$ Characteristics
 - Deep Depletion Phenomenon
 - d_{ox} -Dependency of $I-V$ Curves

Outline

- *Introduction*



- **Motivation**

- **Background of MIS TDs**

- *I–V* Characteristics
 - Deep Depletion Phenomenon
 - d_{ox} -Dependency of *I–V* Curves

Motivation

- **Transient behavior** in electronic devices is important.
 - represent potential for memory applications.





1T-1C DRAM:

- memory states can be read by **transient voltage behavior** caused by charges in capacitance.

Motivation (cont.)

NMOS




Capacitor-less DRAM (or 1T-DRAM):


- Most of the devices are build on SOI.
- Memory states can be read by **transient current behavior**.

Transient Current Behavior in MIS TDs

Metal-insulator-semiconductor (MIS) tunnel diodes (TDs) also show transient current behavior by special structure design.




Normal Structure MIS TD



Ultrathin metal

UTMSG MIS
(ultrathin metal surrounded gate) MIS [1]




ETO MIS
(Edge-Thickened Oxide) MIS [2]

[1] C.F.Cheng, et al., ECS Journal of Solid State Science and Technology, Vol.8, No.12, December, PP. N214-N219, doi: [10.1149/2.0191912jss](https://doi.org/10.1149/2.0191912jss).

[2] Y.-C. Yang, et al., ECS Journal of Solid State Science and Technology, vol. 9, no. 10, p. 103006, 2020/11/03 2020, doi: [10.1149/2162-8777/abc576](https://doi.org/10.1149/2162-8777/abc576).


Transient Behavior in UTMSG MIS

Normal
structure
(control
group)





RG MIS
(regular gate) MIS

Special
structure




UTMSG MIS
(ultrathin metal surrounded gate) MIS




Problems in Previous Works

Ultrathin metal



UTMSG MIS [1]





ETO MIS [2]

- Normal structure MIS TDs use **one mask process** to fabricate.
 - However, **UTMSG** and **ETO** structure in the previous works need **two masks** photolithography process.
- ✳ **Fabrication cost ↑.**

In this Thesis

- A new type of MIS TDs, **trench structure MIS TDs (Trench MIS)**, is proposed.
- Only need **one mask** photolithography process.
- Trench MIS demonstrate **stronger transient current behavior** compared with normal structure MIS TDs (Planar MIS).



Outline

- *Introduction*


- Motivation

- Background of MIS TDs


- **$I-V$ Characteristics**
 - Deep Depletion Phenomenon
 - d_{ox} -Dependency of $I-V$ Curves

I-V Characteristics of MIS TDs


MIS tunnel diode (TD)



- Diode-like I-V curve.
- $V_G < 0$: forward bias region.
- $V_G > 0$: reverse bias region.





Deep Depletion Phenomenon in MIS TDs



- Steady-state deep depletion.
- High tunneling rate.
- insufficient inversion carriers (Q_i).
- deeper depletion region.

$$\begin{aligned}
 V_G \uparrow &= V_{FB} + V_{ox} + \psi_s \\
 &= V_{FB} - \frac{Q_d \uparrow + Q_i \circlearrowleft}{C_{ox}} + \psi_s \uparrow
 \end{aligned}$$

d_{ox} -Dependency of $I-V$ Curves



$$\boxed{\begin{aligned} V_{ox1} &> V_{ox2} \\ q\phi_{BP1}^* &< q\phi_{BP2}^* \\ |I_{h1}| &> |I_{h2}| \end{aligned}}$$

$$q\phi_{BP}^* = q\chi_S - q\Phi_M + E_g - qV_{ox}$$

$$I_h = A^* A_{eff} P_t T^2 \exp\left(-\frac{q\phi_{BP}^*}{k_B T}\right) \left[1 - \exp\left(-\frac{qV_{TD}}{k_B T}\right)\right]$$

$d_{ox} \uparrow$, $V_{ox} \uparrow$, $q\phi_{BP}^* \downarrow$, and $|I_h| \uparrow$.


Outline

- *Introduction*
- *Experimental*
- *Part I.* *I–V and C–V Characteristics of Trench MIS TDs*
- *Part II.* *Transient Current Behavior of Trench MIS TDs*
- *Part III.* *Influence of EOT on Transient Current Behavior of MIS TDs*
- *Conclusion and Future Work*


Device Structure

Top view



Planar MIS




Trench MIS



Cross section



Device Fabrication (1/2)




Device Fabrication (1/2)




- Radio Corporation of America (RCA) clean
- Ultra-thin oxide grown by anodic oxidation
- RTA in N₂ at 950 °C for 15 s
- Thermal evaporate 250nm Al as top electrode
- Photolithography
- Al wet etching
- ✳ Si substrate etching by RIE

Device Fabrication (1/2)




- Radio Corporation of America (RCA) clean
- Ultra-thin oxide grown by anodic oxidation
- RTA in N₂ at 950 °C for 15 s
- Thermal evaporate 250nm Al as top electrode
- Photolithography
- Al wet etching
- ✩ Si substrate etching by RIE

Device Fabrication (1/2)



- Radio Corporation of America (RCA) clean
- Ultra-thin oxide grown by anodic oxidation
- RTA in N_2 at 950 °C for 15 s
- Thermal evaporate 250nm Al as top electrode
- Photolithography
- Al wet etching
- ✩ Si substrate etching by RIE


Device Fabrication (1/2)



* Trench MIS only process

- Radio Corporation of America (RCA) clean
- Ultra-thin oxide grown by anodic oxidation
- RTA in N₂ at 950 °C for 15 s
- Thermal evaporate 250nm Al as top electrode
- Photolithography
- Al wet etching
- * Si substrate etching by RIE


Device Fabrication (2/2)



Al₂O₃ layer:
protect Si substrate from
being exposed to air.


- ※ Remove native oxide by BOE
- ※ Deposit Al₂O₃ by *in-situ* oxidation of dc sputtering Al target in Ar/O₂ ambient
- Lift-off photoresist (PR)
- ※ Furnace annealing in N₂ at 200 °C for 10 minutes
- Backside native oxide removal
- 200 nm Al back electrode deposition

Device Fabrication (2/2)




- ※ Remove native oxide by BOE
- ※ Deposit Al₂O₃ by *in-situ* oxidation of dc sputtering Al target in Ar/O₂ ambient
- Lift-off photoresist (PR)
- ※ Furnace annealing in N₂ at 200 °C for 10 minutes
- Backside native oxide removal
- 200 nm Al back electrode deposition

Device Fabrication (2/2)



- ※ Remove native oxide by BOE
- ※ Deposit Al₂O₃ by *in-situ* oxidation of dc sputtering Al target in Ar/O₂ ambient
- Lift-off photoresist (PR)
- ※ Furnace annealing in N₂ at 200 °C for 10 minutes
- Backside native oxide removal
- 200 nm Al back electrode deposition

Organization of this Thesis



1. Lower steady-state reverse bias current
(Part I)




3. Influence of equivalent oxide thickness (EOT) on transient current
(Part III)

2. Enhanced transient displacement current
(Part II)

Outline

- *Introduction*
- *Experimental*
- **Part I. I - V and C - V Characteristics of Trench MIS TDs**
- **Part II. Transient Current Behavior of Trench MIS TDs**
- **Part III. Influence of EOT on Transient Current Behavior of MIS TDs**
- *Conclusion and Future Work*


Reason for the Lower Reverse Bias Current



- **Planar:** sufficient supply of e^- from the neutral region in substrate → inversion signal.
- **Trench:** insufficient supply of e^- → deep depletion.


$$V_G \uparrow = V_{FB} - \frac{Q_d \uparrow + Q_i \downarrow}{C_{ox}} + \psi_s \uparrow$$

Lower Reverse Bias Current




Equivalently Smaller V_{ox} in Trench Devices


(a)




(b)



(c)



(d)



$V_{ox, \text{planar}} > V_{ox, \text{trench}}$
 $q\phi_{BP}^*(\text{planar}) < q\phi_{BP}^*(\text{trench})$
 $W_D(\text{planar}) < W_D(\text{trench})$


$J_{e-}, J_{h+} \propto V_{ox}$

- Trench devices do **not** have sufficient electrons.
- **deeper depletion region.**
- **equivalently smaller V_{ox} .**
- **Smaller reverse bias current (e.g. $I_G @ +2V$).**


$$V_G = V_{FB} + V_{ox} + \psi_s$$

$$= V_{FB} - \frac{Q_d + Q_i}{C_{ox}} + \psi_s$$

Steady-State TCAD Simulation (1/3)




Steady-State TCAD Simulation (2/3)





Steady-State TCAD Simulation (3/3)


Planar



Contour plot of total electric field




Trench



(g)

Total electric field in the oxide layer




V_{ox} (V)	@ x=0 nm	@ x=6 nm
Planar	1.105	1.052
Trench	0.919	1.049

- Trench devices have **smaller edge V_{ox}** .
- However, **the bulk V_{ox} of two devices are close** since trench structure only influence the V_{ox} close to edge.

Outline

- *Introduction*
- *Experimental*
- *Part I.* *I–V and C–V Characteristics of Trench MIS TDs*
- ***Part II.*** ***Transient Current Behavior of Trench MIS TDs***
- *Part III.* *Influence of EOT on Transient Current Behavior of MIS TDs*
- *Conclusion and Future Work*

I-V Curves with Different Sweeping Rates



$$I_G = I_{cond} + I_{disp}$$

$$I_{disp} \propto \frac{dV_G}{dt}$$

Zero current voltage (ZCV):
the voltage where current transits from $-$ to $+$ or $+$ to $-$.

$V_G (-2 \sim +2V)$: $I_{disp} > 0$




$V_G (+2 \sim -2V)$: $I_{disp} < 0$

- Trench devices have **stronger transient current**.
- The enhanced transient current comes from **displacement current (I_{disp})**:
 - 1) Hysteresis of $I-V$ curves.
 - 2) Zero Current Voltage (ZCV) $\neq 0$ V.

$$\propto \frac{dV_G}{dt}$$

Memory Measurements


- Memory measurements are applied.
- Write -1 to read -1 $\rightarrow dV/dt \ll 0$.
- Write 0 to read 0 $\rightarrow dV/dt = 0$.





Reason for the Negative Transient Current: Thermal Equilibrium Model

1. Write “-1” (+2V, steady-state)

Planar MIS



Trench MIS




carrier flow

- At write “-1” (+2V, 1ms), many **inversion carriers accumulate** at $\text{SiO}_2 / \text{Si(p)}$ interface.
- Planar devices have more electrons.


Reason for the Negative Transient Current: Thermal Equilibrium Model

2. Read “-1” @ $t=0^+$ s (non-equilibrium)

Planar MIS



Trench MIS



$Q_{\text{excess}} (" -1 " \text{ state})$

$$\approx Q_{\text{inv}}(@ + 2 V) - Q_{\text{inv}}(@ 0 V)$$

e: electron

h: hole

T: tunneling

D: displacement

(1) Q_{excess} tunnel through gate oxide, $I_{e(T)}$.


(2) Holes from gate electrode tunnel through gate oxide, $I_{h(T)}$.

(3) Hole from back gate electrode inject into the Si(p) substrate, $I_{h(D)}$.


Reason for the Negative Transient Current: Thermal Equilibrium Model

2. Read “-1” @ $t=0^+$ s (non-equilibrium)

Planar MIS



Trench MIS



$$\begin{aligned} |I_{e(T)}| + |I_{h(T)}|_{(\text{planar})} &\gg |I_{e(T)}| + |I_{h(T)}|_{(\text{trench})} \\ |I_{h(D)}|_{(\text{planar})} &\approx |I_{h(D)}|_{(\text{trench})} \end{aligned}$$

$$I_{G, \text{read } "-1"}(t) = |I_{e(r)}(t)| + |I_{h(T)}(t)| - |I_{h(D)}(t)|$$


Trench devices: stronger transient current

$$I_{G, \text{read } "-1"}(t = 0^+) \ll 0$$

$|\text{Transient current}| \propto |Q_{\text{excess}}|$

Verification of Thermal Equilibrium Model

- Transient TCAD Simulation




- Write “-1” (+2 V) and read “-1” (0 V) operations were simulated.
- If the proposed model is right, **transient TCAD simulation** should show:
 - **negative read “-1” transient current.**
 - and it is related to **recombination of excess carriers.**

Verification of Thermal Equilibrium Model


Write “-1”

$t < 0$ ($V_G = +2$ V)




- Steady-state solution @ 2 V was solved first. [write “-1”]

Electron concentration (n_e)




Zoom in



Verification of Thermal Equilibrium Model


Read “-1”

$t = 1.35 \text{ ms}$ ($V_G = 0 \text{ V}$)




- There are **excess carriers** at the beginning of read “-1”.



Electron concentration (n_e)



Zoom in





Verification of Thermal Equilibrium Model





- Excess carriers are gradually recombined.

Memory Endurance Characteristics



$$I_{G, \text{read } "-1"}(t) = |I_{e(T)}(t)| + |I_{h(T)}(t)| - |I_{h(D)}(t)|$$

Memory Endurance Characteristics






$$I_{G, \text{read } "-1"}(t) = |I_{e(T)}(t)| + |I_{h(T)}(t)| - |I_{h(D)}(t)|$$

- Trench MIS has 25 times larger CW (73.4 pA) than the planar device (2.9 pA).
- The decay of CW as the cycle increases:
 - interface trap density (D_{it}) at $\text{SiO}_2 / \text{Si(p)}$ interface and at trench sidewall ↑.
 - $Q_{\text{excess}} \downarrow$, CW ↓.


Outline

- *Introduction*
- *Experimental*
- *Part I.* *I–V and C–V Characteristics of Trench MIS TDs*
- *Part II.* *Transient Current Behavior of Trench MIS TDs*
- *Part III.* *Influence of EOT on Transient Current Behavior of MIS TDs*
- *Conclusion and Future Work*




$I-V$ Curves with Different EOTs



- Trench MIS TDs:
- Smaller reverse bias current at all EOTs.
- Strong transient current at thicker EOTs (3.25–3.05 nm).




Read “-1” Current with Different EOTs





- Read “0” current are not shown for simplicity since they are all close to zero.
- Trench devices show **enhanced transient current only when EOTs are thick enough (≥ 2.75 nm).**

Current Window with Different EOTs




- CW is related to the number of excess carriers (Q_{excess}) .
- $Q_{excess} \propto Q_{inv} @ +2V$.
 - EOT \downarrow , $P_t \uparrow$, $Q_{inv} @ +2V \downarrow$, $Q_{excess} \downarrow$, CW \downarrow .
 - EOT \uparrow , $C_{ox} \downarrow$, $Q_{inv} @ +2V \downarrow$, $Q_{excess} \downarrow$, CW \downarrow .

Simulated CW under Various EOTs



Transient TCAD simulation shows the **maximum CW** at specific oxide range because of the **maximum Q_{excess}** .

Simulated CW under Various EOTs



- Simulation data is similar to the trend of experimental results.

Outline


- *Introduction*
- *Experimental*
- *Part I.* *I–V and C–V Characteristics of Trench MIS TDs*
- *Part II.* *Transient Current Behavior of Trench MIS TDs*
- *Part III.* *Influence of EOT on Transient Current Behavior of MIS TDs*
- ***Conclusion and Future Work***

Conclusion

- The thesis propose a new structure of MIS TDs: **Trench MIS TDs.**
- Different from conventional Planar MIS TDs, Trench devices have:
 - 1) **Lower reverse bias current (because of insufficient e⁻ supply).**
 - 2) **Enhanced transient current behavior at thicker EOTs (≥ 2.75 nm).**
- Utilizing the **stronger transient current behavior (e.g. 25x larger CW)**, Trench MIS TDs may find their use in **memory applications.**



Suggestions for Future Work

1. Study of distance between gate edge and trench edge.







Suggestions for Future Work

2. The depth of trench structure.



Suggestions for Future Work

3. Different sidewall materials.



Thank you for listening!

Presenter: Jian-Yu Lin (林建宇)

*Graduate Institute of Electronics Engineering
National Taiwan University*




Backup




UTMSG MIS



Special
structure







UTMSG MIS
(ultrathin metal surrounded gate) MIS




Edge-Thickened Oxide (ETO) MIS



Anodic Oxidation (ANO) System



Perimeter-Dependencies of $I-V$ Curves



$$q\phi_{Bp}^* = q\chi_s - q\Phi_M + E_g - qV_{ox}$$

- Edge flowing current dominant at $V_G > 0$ [∴ Fringing field effect (E_{edge})].
- $E_{edge} > E_{bulk}$.
- $V_{ox,edge} > V_{ox,bulk}$.
- $\phi_{Bp, edge}^* < \phi_{Bp, bulk}^*$.
- $I_{h,edge} > I_{h,bulk}$.

$$I_h = A^* A_{eff} P_t T^2 \exp\left(-\frac{q\phi_{Bp}^*}{k_B T}\right) \left[1 - \exp\left(-\frac{qV_{TD}}{k_B T}\right)\right]$$



Similar Forward Bias Current

For Trench at -2V :


- **majority carriers (h^+)** accumulate.
- can still offer **enough h^+** .
- similar V_{ox} .

For Trench at $+2\text{V}$:

- **minority carriers (e^-)** accumulate.
- **insufficient e^- supply**.
- average smaller V_{ox} .



Other Factor Affecting Transient Current



Previous discussion ignore the effect of Q_{excess} distribution.


Distribution Profile of Q_{excess} might influence transient current and its retention time.

$$\begin{aligned} I_{G, \text{read “-1”}}(t) \\ = |I_{e(T)}(t)| + |I_{h(T)}(t)| - \boxed{|I_{h(D)}(t)|} \\ \propto |Q_{\text{excess}}| \end{aligned}$$

Assumption of the Similar $I_{h(D)}$

$$\boxed{\begin{aligned} V_{ox, \text{planar}} &> V_{ox, \text{trench}} \\ |I_{e(T)}| + |I_{h(T)}|_{\text{(planar)}} &\gg |I_{e(T)}| + |I_{h(T)}|_{\text{(trench)}} \\ |I_{h(D)}|_{\text{(planar)}} &\approx |I_{h(D)}|_{\text{(trench)}} \end{aligned}}$$

$$\begin{aligned} I_{G, \text{read "1"}(t)} &= |I_{e(T)}(t)| + |I_{h(T)}(t)| - \boxed{|I_{h(D)}(t)|} \\ &\propto |Q_{\text{excess}}| \end{aligned}$$




$$\begin{aligned} q\phi_{Bp}^* &= q\chi_s - q\Phi_M + E_g - qV_{ox} \\ I_h &= A^* A_{eff} P_t T^2 \exp\left(-\frac{q\phi_{Bp}^*}{k_B T}\right) \left[1 - \exp\left(-\frac{qV_{TD}}{k_B T}\right)\right] \quad V_{ox} = -\frac{Q_d + Q_{inv}}{C_{ox}} \end{aligned}$$

- $I_{h(D)}$ might also be related to the distribution profile of electrons.
- Planar and Trench devices might have similar profile. → similar $I_{h(D)}$.


Inversion Charges and CW

$d_{ox} \uparrow$


(a) Ultrathin oxide
Al SiO₂ Si (p)



(b) Thin oxide



(c) Thick oxide





$$d_{ox1} < d_{ox2} < d_{ox3}$$

$$P_{t1} > P_{t2} > P_{t3}$$

$$Q_{inv1} < Q_{inv2} > Q_{inv3}$$

$$CW_1 < CW_2 > CW_3$$



Positive Transient Current



- Write “-1” (+2V) to Read “-1” (0V) → negative transient current (larger).
➤ Recombination current (recombine excess electrons).
- Write “1” (-2V) to Read “1” (0V) → positive transient current (smaller).
➤ Generation current (generate electrons).

Positive Transient Current

Write “1” (-2V) to Read “1” (0V)




- For Trench MIS TDs:


- ∵ Lack of electrons.
- **positive transient displacement current** to supply electrons.

- For Planar MIS TDs:

- sufficient lateral electrons supply from substrate.
- **No lack of electrons** despite fast switching.
- small transient current.




Q_{inv} , Q_{excess} , and $I_{G, \text{read}} "-1"$



$$I_{G, \text{read} "-1"}(t) = \boxed{|I_{e(T)}(t)| + |I_{h(T)}(t)|} - \boxed{|I_{h(D)}(t)|}$$

$$\propto V_{\text{ox}} \propto |Q_{\text{inv}}| \quad \propto |Q_{\text{excess}}|$$

Q_{inv} , Q_{excess} , and $I_{G, \text{read}} "-1"$



$$I_{G, \text{read} "-1"(t)} = \boxed{|I_{e(T)}(t)| + |I_{h(T)}(t)|} - \boxed{|I_{h(D)}(t)|}$$

$$\propto V_{\text{ox}} \propto |Q_{\text{inv}}| \quad \propto |Q_{\text{excess}}|$$


TCAD Simulation: Models

- **MODELS** commob srh auger bgn fldmob print bqp.n
bqp.p gate temperature=293 qtunnsc qtnl.derivs

Table 1-1 Summary of Physical Models and Numerical Calculation Method Used in
TCAD Simulation

Physical Models	Numerical Calculation Method
1. Concentration-dependent mobility (commob)	
2. SRH (srh)	
3. Auger (auger)	
4. Band gap narrowing (bgn)	Gummel + Newton Method
5. Field-dependent mobility (fldmob)	
6. <u>Quantum/direct tunneling (qtunnsc)</u>	electrons, holes, and band-to-band tunneling
7. <u>FN tunneling (fn.cur)</u>	consider distribution of electrons in the inversion layer (quantum confinement)
8. <u>Bohm quantum potential (bqp) models</u>	


*qtnl.derivs: improve convergence




Forward Bias no SBH

At forward bias ($V_{TD} < 0$ V)

(a) Thinner Oxide




(b) Thicker Oxide




Reverse Bias has SBH

At reverse bias ($V_{TD} > 0$ V)

(a) Thinner Oxide




(b) Thicker Oxide




Thermal Equilibrium Model

1. Write “-1” (+2V, steady-state)



2. Read “-1” @ $t=0^+s$ (non-equilibrium)






$$\begin{aligned} |I_e(T)| + |I_h(T)|_{\text{(planar)}} &\gg |I_e(T)| + |I_h(T)|_{\text{(trench)}} \\ |I_h(D)|_{\text{(planar)}} &\approx |I_h(D)|_{\text{(trench)}} \\ |I_{read \text{ ``-1''}}|_{\text{(planar)}} &\ll |I_{read \text{ ``-1''}}|_{\text{(trench)}} \end{aligned}$$

Verification of Thermal Equilibrium Model

- Experimental way**



Based on the proposed model,
 $| \text{transient current} | \propto | Q_{\text{excess}} |$.

$$Q_{\text{excess}} ("-1" \text{ state}) \\ \approx Q_{\text{inv}}(@ +2V) - Q_{\text{inv}}(@ 0V)$$



Verification of Thermal Equilibrium Model

- Experimental way




- 9 out of 24 planar devices show the existence of positive transient current ($|I_{e(T)}(t)| + |I_{h(T)}(t)|$).
- Because of **more Q_{inv} @ +2V**.

$$I_{G, \text{read} "-1" } (t) = |I_{e(T)}(t)| + |I_{h(T)}(t)| - |I_{h(D)}(t)|$$


Verification of Thermal Equilibrium Model

- Total current density @ y-direction (same d_{ox})




Verification of Thermal Equilibrium Model

- Electron concentration under log scale (same d_{ox})




Verification of Thermal Equilibrium Model

- Electron concentration under linear scale (same d_{ox})





Verification of Thermal Equilibrium Model

- Transient TCAD: Recombination rate (same d_{ox})




Simulated Retention under Various EOTs



$$CW \approx -I_{G,read \text{ "}-1\text{"}}$$


Transient TCAD with Different EOTs

- Electron concentration under log scale (different d_{ox})




Transient TCAD with Different EOTs

- Electron concentration under linear scale (different d_{ox})





Transient TCAD with Different EOTs

- Excess carrier concentration under linear scale (different d_{ox})



$$n_{excess} = n_e(@ t = 1.35 \text{ ms}) - n_e(@ t = \infty)$$

C–V with Different EOTs @ 100kHz



Undercut


1. Anodic Oxidation




2. Deposit Al




3. Photolithography





4. Wet etch Al (undercut)



5. RIE etch SiO₂, Si
then dip BOE



Gated-MIS Tunnel Transistor



- The electron concentration (n_e) under the gate has great impact on the current of the center MIS TD.
- MIS TD is sensitive to the neighboring n_e .