



Dependency of Transient Current Behavior on Oxide Thickness in Trench Structure MIS TDs

Jian-Yu Lin^{1*}, Jenn-Gwo Hwu^{1, 2}

1. Graduate Institute of Electronics Engineering,
2. Department of Electrical Engineering, National Taiwan University,
Taipei , Taiwan

Presenter: Jian-Yu Lin

Outline


- **Introduction**
 - **Metal-Insulator-Semiconductor Tunnel Diode (MIS TD)**
 - **Transient Current in MIS TDs**
- **Results and Discussion**
 - **Experiments**
 - **TCAD Simulation**
- **Conclusion**

Outline

- **Introduction**
 - **Metal-Insulator-Semiconductor Tunnel Diode (MIS TD)**
 - **Transient Current in MIS TDs**
- **Results and Discussion**
 - **Experiments**
 - **TCAD Simulation**
- **Conclusion**

What is MIS TD?


*Metal-insulator-semiconductor tunnel diode (MIS TD)




What is MIS TD?

*Metal-insulator-semiconductor tunnel diode (MIS TD)

MIS tunnel diode (TD)




- Diode-like I–V curve.
- $V_G < 0$: forward bias region.
- $V_G > 0$: reverse bias region.



Transient Current in MIS TDs



**Trench structure MIS
(Trench MIS)**

New
special
structure





**Planar structure MIS
(Planar MIS)**

Normal
structure




- Trench MIS TDs
- *I*-*V* more obvious **hysteresis**.
- **Stronger transient current**.

Transient Current in MIS TDs (cont.)




- **Transient current behavior**
 - Store **two memory states**.
- **Trench MIS TDs:**
 - potential for **memory devices**.



In This Work...



Trench structure MIS
(Trench MIS)



Investigate the dependency of

✱ **transient current.**

✱ on the **tunneling oxide thickness (d_{ox})**



Outline



- Introduction
 - Metal-Insulator-Semiconductor Tunnel Diode (MIS TD)
 - Transient Current in MIS TDs
- **Results and Discussion**
 - **Experiments**
 - TCAD Simulation
- Conclusion

Device Structure



Planar MIS

Trench MIS

Top view







Cross section



*Detailed fabrication process can be found in
IEEE Transactions on Electron Devices **68**, 4189-4194 (2021)



I-V Curves with Different d_{ox}



- For **Trench MIS**, when $d_{ox} \uparrow$
 - more apparent hysteresis.
 - **stronger transient current.**

Memory Retention Measurement


Memory pulses




- Solid: read "-1".
- For Trench MIS, when $d_{ox} \uparrow$
 - Stronger transient current (i.e. $|read "-1" current| \uparrow$).

Where does "transient current" come from?


The Origin of Read “-1” Transient Current



*solid arrows: current flow



* n_{inv} : inversion carriers



* n_{excess} : excess electrons



$$*n_{excess} \approx n_{inv} (@V_G = +2V) - n_{inv} (@V_G = 0V)$$

$$I_{read \text{ “-1”}} = (|I_e(T)| + |I_h(T)|) - (|I_e(D)| + |I_h(D)|)$$

$$\Rightarrow |read \text{ “-1” current}| \propto n_{excess} \propto n_{inv} (@V_G = 2V)$$

d_{ox} and Transient Current

$$|\text{read "-1" current}| \propto n_{\text{excess}} \propto n_{\text{inv}} (@V_G=2V)$$



$$P_{t,1} > P_{t,2}$$

$$n_{\text{inv},1} < n_{\text{inv},2}$$

$$n_{\text{excess},1} < n_{\text{excess},2}$$

$$|\text{read "-1"}|_1 < |\text{read "-1"}|_2$$

Outline

- Introduction
 - Metal-Insulator-Semiconductor Tunnel Diode (MIS TD)
 - Transient Current in MIS TDs
- **Results and Discussion**
 - Experiments
 - **TCAD Simulation**
- Conclusion

Silvaco TCAD Simulation Setting




Fig. Simulated structure of Trench MIS.





Fig. Silvaco TCAD simulation process.

Two trends of d_{ox} — transient current


1) $d_{\text{ox}} = 2.5 \sim 3 \text{ nm}$

➤ $d_{\text{ox}} \uparrow$, |read "-1" current| \uparrow .


2) $d_{\text{ox}} > 3 \text{ nm}$ (simulation)

➤ $d_{\text{ox}} \uparrow$, |read "-1" current| \downarrow .

Simulated Retention: Part 1




- 1) $d_{\text{ox}} = 2.5 \sim 3 \text{ nm}$
 $\triangleright d_{\text{ox}} \uparrow, |\text{read "-1" current}| \uparrow.$



$d_{\text{ox}} \uparrow \gg n_{\text{excess}} \uparrow$
 $\gg |\text{read "-1" current}| \uparrow$

Simulated Retention: Part 1





1) $d_{\text{ox}} = 2.5 \sim 3 \text{ nm}$


➤ $d_{\text{ox}} \uparrow$, |read "-1" current| \uparrow .

* $d_{\text{ox}} \uparrow \gg n_{\text{excess}} \uparrow$
 \gg |read "-1" current| \uparrow

n_{excess} at $t = 1.35 \text{ ms}$ (simulation)



Simulated Retention: Part 2




1) $d_{\text{ox}} = 2.5 \sim 3$ nm
 $\Rightarrow d_{\text{ox}} \uparrow, |\text{read "-1" current}| \uparrow.$

2) $d_{\text{ox}} > 3$ nm (simulation)
 $\Rightarrow d_{\text{ox}} \uparrow, |\text{read "-1" current}| \downarrow.$

$$|\text{read "-1" current}| \propto n_{\text{excess}}$$

n_{excess} at $t = 1.35$ ms (simulation)



Outline

- Introduction
 - Metal-Insulator-Semiconductor Tunnel Diode (MIS TD)
 - Transient Current in MIS TDs
- Results and Discussion
 - Experiments
 - TCAD Simulation
- Conclusion

Conclusion

- Investigated “transient current – d_{ox} ” relation of Trench MIS TDs by (1) experiments and (2) TCAD simulation.

- $d_{ox} = 2.5 \sim 3 \text{ nm}$: $d_{ox} \uparrow, P_t \downarrow, n_{excess} \uparrow, |\text{Transient current}| \uparrow$.
- $d_{ox} = 3 \sim 5 \text{ nm}$: $d_{ox} \uparrow, C_{ox} \downarrow, n_{excess} \downarrow, |\text{Transient current}| \downarrow$.

- $|\text{Transient current}| \propto \text{excess electrons } (n_{excess})$.

Thank you for listening!

Presenter: Jian-Yu Lin



Graduate Institute of Electronics Engineering
National Taiwan University





Acknowledgement

- This work was supported by the Ministry of Science and Technology of Taiwan under Contracts MOST 110-2221-E-002-140 and 110-2622-8-002-014.


Q&A



Memory Retention





Turn Around in Experiment



- **Y-axis:** Current Window \approx |read “-1” current|.
- **X-axis:** d_{ox} from 3.25 ~ 2.45 nm.

Transient TCAD with Different EOTs

- Electron concentration under linear scale (different d_{ox})



$$n_{excess} = n_e(@ t = 1.35 \text{ ms}) - n_e(@ t = \infty)$$



TCAD Simulation: Models

Physical Models

1. Concentration-dependent mobility (conmob)
2. SRH (srh)
3. Auger (auger)
4. Band gap narrowing (bgn)
5. Field-dependent mobility (fldmob)
6. Quantum/direct tunneling (qtunnsc)
7. Bohm quantum potential (bqp) models

→ consider distribution of electrons in the inversion layer (quantum confinement)


Trench Structure




Device Structure

Planar MIS



Top view




Cross section



Trench MIS




Device Fabrication (1/2)




- Radio Corporation of America (RCA) clean
- Ultra-thin oxide grown by anodic oxidation
- RTA in N_2 at $950^\circ C$ for 15 s
- Thermal evaporate 250nm Al as top electrode
- Photolithography
- Al wet etching
- ✱ Si substrate etching by RIE

Device Fabrication (1/2)




- Radio Corporation of America (RCA) clean
- Ultra-thin oxide grown by anodic oxidation
- Rapid thermal annealing (RTA) in N₂ at 950 °C for 15 s
- Thermal evaporate 250nm Al as top electrode
- Photolithography
- Al wet etching
- ✱ Si substrate etching by RIE

Device Fabrication (1/2)




- Radio Corporation of America (RCA) clean
- Ultra-thin oxide grown by anodic oxidation
- RTA in N₂ at 950 °C for 15 s
- Thermal evaporate 250nm Al as top electrode
- Photolithography
- Al wet etching
- ✱ Si substrate etching by RIE

Device Fabrication (1/2)



- Radio Corporation of America (RCA) clean
- Ultra-thin oxide grown by anodic oxidation
- RTA in N₂ at 950 °C for 15 s
- Thermal evaporate 250nm Al as top electrode
- Photolithography
- Al wet etching
- ✱ Si substrate etching by RIE


Device Fabrication (1/2)



* Trench MIS only process

- Radio Corporation of America (RCA) clean
- Ultra-thin oxide grown by anodic oxidation
- RTA in N₂ at 950 °C for 15 s
- Thermal evaporate 250nm Al as top electrode
- Photolithography
- Al wet etching
- * Si substrate etching by RIE


Device Fabrication (2/2)



Al₂O₃ layer (passivation layer):
protect Si substrate from
being exposed to air.


- ✳ Remove native oxide by BOE
- ✳ Deposit Al₂O₃ by *in-situ* oxidation of dc sputtering Al target in Ar/O₂ ambient
- Lift-off photoresist (PR)
- ✳ Furnace annealing in N₂ at 200 °C for 10 minutes
- Backside native oxide removal
- 200 nm Al back electrode deposition

Device Fabrication (2/2)



- ✱ Remove native oxide by BOE
- ✱ Deposit Al₂O₃ by *in-situ* oxidation of dc sputtering Al target in Ar/O₂ ambient
- Lift-off photoresist (PR)
- ✱ Furnace annealing in N₂ at 200 °C for 10 minutes
- Backside native oxide removal
- 200 nm Al back electrode deposition

Device Fabrication (2/2)



- ✱ Remove native oxide by BOE
- ✱ Deposit Al₂O₃ by *in-situ* oxidation of dc sputtering Al target in Ar/O₂ ambient
- Lift-off photoresist (PR)
- ✱ Furnace annealing in N₂ at 200 °C for 10 minutes
- Backside native oxide removal
- 200 nm Al back electrode deposition