VLSI Testing and Design for Testability Assignment 2 311510173 魏子翔

1. How to compile codes

Go to the folder /podem, then enter "make" in command line to compile all codes.

2. The algorithm and idea of my codes

A. Generate random pattern

I apply the current time as the seed to get the rand(). And according to having unknown or not, if with unknown, num would be 3, otherwise num would be 2. Then rand_value could be 0, 1, 2 or 0, 1 respectively. Finally, I can output the pattern 0, 1, X(rand_value = 2) to the output file.

```
srand(time(0));
for(int i=0; i<num; i++)
{
    for(unsigned j=0; j<PIlist.size(); j++)
    {
        int rand_value = rand() % num_signal;
        if(rand_value == 2)
            ofile << "X";
        else
            ofile << rand_value;
    }
    ofile << endl;
}</pre>
```

B. Logic simulation

Let 00, 11, 10 represent the logic 0, 1, X in LogicEX CIRCUIT::Mod_Encode that can expand the logic 0, 1, X. Then, I can imply VALUE CIRCUIT::Mod Evaluate(GATEPTR gptr) by the codes below.

After evaluating, the result 00, 11, {10, 01} can be transformed into the logic 0, 1, X in LogicEX CIRCUIT::Mod_Decode.

3. Several case results

A. Generate random pattern

In command line, I entered

```
./atpg -pattern -num 10 -output ../c17_case1.input ../circuits/iscas85/c17.bench and
```

./atpg -pattern -unknown -num 10 -output ../c17_case2.input ../circuits/iscas85/c17.bench to get the random pattern w/wo unknown of c17.bench as below.

```
PI G1 PI G2 PI G3 PI G4 PI G5
                                PI G1 PI G2 PI G3 PI G4 PI G5
11111
                                 X1010
11100
                                 0XXX1
01101
                                 0XX1X
11001
10000
00111
                                 X1X00
11010
10101
                                 0X1XX
01011
                                00000
10100
                                X0110
```

Fig. the random pattern w/wo unknown of c17.bench

```
./atpg -pattern -num 15 -output ../c432_case1.input ../circuits/iscas85/c432.bench and
./atpg -pattern -unknown -num 15 -output ../c432_case2.input ../circuits/iscas85/c432.bench to get the random pattern w/wo unknown of c432.bench as below
```

```
PI 1061 0 PI 4061 1 PI 8061 2 PI 11061 3 PI 14061 4 PI 17061 5 PI 21061 6 PI 24061 7 PI 27061 8 PI 30061 9 PI 34061 10 PI 37061 11 PI 40061 12 PI 43061 13 PI 47061 14 PI 50061 15 XXXIIXI001100X1100XXX010100XX010100XX010100 11 PI 40061 12 PI 43061 14 PI 50061 15 XXXIIXI00XX010100XX01000 11 PI 40061 12 PI 43061 14 PI 50061 15 YE 1000XX01000 11 PI 40061 12 PI 43061 12 PI 43061 14 PI 50061 15 YE 1000XX01000 11 PI 40061 12 PI 43061 12 PI 43061 13 PI 47061 14 PI 50061 15 YE 1000XX01000 11 PI 40061 12 PI 43061 13 PI 47061 14 PI 50061 15 YE 1000XX0100 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX010 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX010 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX010 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX010 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX010 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX0100 PI 400XX010 PI 400XX0100 PI 400X
```

Fig. the random pattern w/wo unknown of c432.bench

B. Logic simulation

The output of c17.bench is same as the file provided on the website.

```
Start parsing input file
Finish reading circuit file
Run ASS2 Mod logic simulation
01110 00
10101 11
                                    PI: 01110
                                                    PO: 00
00101 01
                                                    PO: 11
                                    PI: 10101
01000 11
                                    PI: 00101
                                                   PO: 01
10001 01
                                                   PO: 11
                                    PI: 01000
00011 01
                                                   PO: 01
                                    PI: 10001
00111 00
                                    PI: 00011
                                                    PO: 01
00000 00
                                    PI: 00111
                                                    PO: 00
total CPU time = 0
                                    PI: 00000
                                                     PO: 00
```

Fig. the output of c17.bench

The output of c7552.bench is also same as the file provided on the website.



Fig. the output of c7552.bench

C. Discuss the results

I compared the result of -mod logicsim to the result of -logicsim.

• c17.bench

pattern
PI G1 PI G2 PI G3 PI G4 PI G5
X1010
0XXX1
0XX1X
X11XX
00X11
X1X00
111XX
0X1XX
0X1XX

-mod logicsim

```
[31I510173@mseda03 podem]$ ./atpg -mod_logicsim -input ../c17_case2.input ../circuits/iscas85/c17.bench Start parsing input file
Finish reading circuit file
Run ASS2 Mod logic simulation
21010 11
02221 22
02212 22
221122 22
20211 02
21200 11
11122 12
02122 22
00000 00
20110 20
total CPU time = 0
```

-logicsim

• c432.bench

pattern

```
PI 1GAT_0 PI 4GAT_1 PI 8GAT_2 PI 11GAT_3 PI 1
X0X11XX011XXX1100X0X0101110XX0XXX100
101XX10X01011011XX110101X011XXX10110
0XX1X0X01100011XX0110X1X1010X10X010X
1100X011X101110111111X11XX1XXX00111XX
X101X10000X101X0010X00XX0X1X11X0001X
110100X1101X1X1XXXX0X1010X10X0X1X0X0
1X1001000XX01X11110111X1XXX00X0X1X00
01011XX0X0X1XXX0X1X10X111011XX101XX0
1X11X1XXXX0111X00XXXX10X1X0X1X101001
1X10XX110X11X1010101101X0X0XX00X1X01
10XXX11101000111X01X0X100XX1X0X10X10
0XX0100X1X100X01XX1XXX1X01111XX1X101
1100X100111000110X00X11010X0X0X10X1X
1XX0111X100X1000X000101110X10X1110XX
XXX1XX001X00X1X000X11001X110X10100X0
```

-mod logicsim

-logicsim