

VLSI Testing and Design for Testability Assignment 2

311510173 魏子翔

1. How to compile codes

Go to the folder /podem, then enter “make” in command line to compile all codes.

2. The algorithm and idea of my codes

A. Generate random pattern

I apply the current time as the seed to get the rand(). And according to having unknown or not, if with unknown, num would be 3, otherwise num would be 2. Then rand_value could be 0, 1, 2 or 0, 1 respectively. Finally, I can output the pattern 0, 1, X(rand_value = 2) to the output file.

```
srand(time(0));
for(int i=0; i<num; i++)
{
    for(unsigned j=0; j<PIlist.size(); j++)
    {
        int rand_value = rand() % num_signal;
        if(rand_value == 2)
            ofile << "X";
        else
            ofile << rand_value;
    }
    ofile << endl;
}
```

B. Logic simulation

Let 00, 11, 10 represent the logic 0, 1, X in LogicEX CIRCUIT::Mod_Encode that can expand the logic 0, 1, X. Then, I can imply VALUE CIRCUIT::Mod_Evaluate(GATEPTR gp) by the codes below.

```
case G_AND:
case G_NAND:
    for (unsigned i = 1; i < gp->No_Fanin() && cv != Mod_Decode(ec_value); ++i) {
        ec_value_temp = Mod_Encode(gp->Fanin(i)->GetValue());
        ec_value.leftbit = ec_value.leftbit & ec_value_temp.leftbit;
        ec_value.rightbit = ec_value.rightbit & ec_value_temp.rightbit;
    }
    break;
case G_OR:
case G_NOR:
    for (unsigned i = 1; i < gp->No_Fanin() && cv != Mod_Decode(ec_value); ++i) {
        ec_value_temp = Mod_Encode(gp->Fanin(i)->GetValue());
        ec_value.leftbit = ec_value.leftbit | ec_value_temp.leftbit;
        ec_value.rightbit = ec_value.rightbit | ec_value_temp.rightbit;
    }
    break;
```

After evaluating, the result 00, 11 , {10, 01} can be transformed into the logic 0, 1, X in LogicEX CIRCUIT::Mod_Decompose.

3. Several case results

A. Generate random pattern

In command line, I entered

```
./atpg -pattern -num 10 -output ../c17_case1.input ../circuits/iscas85/c17.bench
```

and

```
./atpg -pattern -unknown -num 10 -output ../c17_case2.input ../circuits/iscas85/c17.bench
```

to get the random pattern w/wo unknown of cl7.bench as below.

PI	G1	PI	G2	PI	G3	PI	G4	PI	G5
11111		X1010							
11100		0XXX1							
01101		0XX1X							
11001		X11XX							
10000		00X11							
00111		X1X00							
11010		111XX							
10101		0X1XX							
01011		00000							
10100		X0110							

Fig. the random pattern w/wo unknown of c17.bench

```
./atpg -pattern -num 15 -output ../c432_case1.input ../circuits/iscas85/c432.bench
```

and

```
./atpg -pattern -unknown -num 15 -output ../c432_case2.input ../circuits/iscas85/c432.bench
```

to get the random pattern w/wo unknown of c432.bench as below

```

PI 1GAT_0 PI 4GAT_1 PI 8GAT_2 PI 11GAT_3 PI 14GAT_4 PI 17GAT_5 PI 21GAT_6 PI 24GAT_7 PI 27GAT_8 PI 30GAT_9 PI 34GAT_10 PI 37GAT_11 PI 40GAT_12 PI 43GAT_13 PI 47GAT_14 PI 50GAT_15
0010101110111010101010100101011
0010000010110101010100001111001
00100101000100100101100101001101
0010111101110100110100001111010
000101100010001010000100011010010
100111110010011111001011010100101
011101001111000111100011000010011111
010111010101001101001001000011111110
11110001010000001011110110001010101
10010010010101111010100001110010000
00101101110010011010001101011111010
0101001001101001010101010101101111
001010000011110100001011011100000011
0111000100100111001010110111101011
11011111100111100001101011100011100

PI 1GAT_0 PI 4GAT_1 PI 8GAT_2 PI 11GAT_3 PI 14GAT_4 PI 17GAT_5 PI 21GAT_6 PI 24GAT_7 PI 27GAT_8 PI 30GAT_9 PI 34GAT_10 PI 37GAT_11 PI 40GAT_12 PI 43GAT_13 PI 47GAT_14 PI 50GAT_15
X0X1XX011XX11000X0X01110X00XX0X100
101XX10X01011011XX110101X011XX01010
0XX10X0X11000011XX0110X1X1010X10X01X
1100X011X10111011111X11XX1XX00111XX
X101110000X101X0010X00XX0X1X1X0001X
1101001101X1X1XX00X10101X0001X0X0
X10101000X0X1X1110111X1X1000X0X1X00
01011X0X0X1X0X0X1X0X111011X0101X0
X11X1XX0X0111X00XX0X10X1X101001
1X10X110X11X10101010101X0X0X0X0X101
10XX0X1101000111X01X0X100X1X0X10X10
0X00100X1X100X01X1XX0X10111XX0X101
1100X100111000110X00X11010X0X0X10X1X
1X00111X100X1000X00101110X10X1110XX
XXXX1X001X00X1X00X1100X110X101100X0

```

Fig. the random pattern w/wo unknown of c432.bench

-mod_logicsim

```
[311510173@mseda03 podem]$ ./atpg -mod_logicsim -input ../c17_case2.input ../circuits/iscas85/c17.bench
Start parsing input file
Finish reading circuit file
Run ASS2 Mod logic simulation
21010 11
02221 22
02212 22
21122 22
00211 02
21200 11
11122 12
02122 22
00000 00
20110 20
total CPU time = 0
```

-logicsim

```
[311510173@mseda03 podem]$ ./atpg -logicsim -input ../c17_case2.input ../circuits/iscas85/c17.bench
Start parsing input file
Finish reading circuit file
Run logic simulation
21010 11
02221 22
02212 22
21122 22
00211 02
21200 11
11122 12
02122 22
00000 00
20110 20
total CPU time = 0
```

● c432.bench

pattern

```
PI 1GAT_0 PI 4GAT_1 PI 8GAT_2 PI 11GAT_3 PI 1
X0X11XX011XXX1100X0X0101110XX0XX100
101XX10X01011011XX110101X011XXX10110
0XX1X0X01100011XX0110X1X1010X10X010X
1100X011X10111011111X11XX1XXX00111XX
X101X10000X101X0010X00XX0X1X11X0001X
110100X1101X1X1XXX0X01010X10X0X1X0X0
1X1001000XX01X1110111X1XX00X0X1X00
01011XX0X0X1XXX0X1X10X111011XX101XX0
1X11X1XXX0111X00XXX10X1X0X1X101001
1X10XX110X11X1010101101X0X0XX00X1X01
10XXX11101000111X01X0X100XX1X0X10X10
0XX0100X1X100X01XX1XXX1X01111XX1X101
1100X100111000110X00X11010X0X0X10X1X
1XX0111X100X1000X000101110X10X1110XX
XXX1XX001X00X1X000X11001X110X10100X0
```

-mod_logicsim

```
[311510173@mseda03 podem]$ ./atpg -mod_logicsim -input ../c432_case2.input ../circuits/iscas85/c432.bench
Start parsing input file
Finish reading circuit file
Run ASS2 Mod logic simulation
202112201122211002020101110220222100 0001000
10122102010110112211010101201122210110 0001000
022120201100011220110212101021020102 0001000
11002011210111011112112212220011122 0001000
210121000021012001020022021211200012 0001000
110100211012121222202101021020212020 0001000
121001000220121111011121222002021200 0001000
010112202021222021210211101122101220 0001000
12112122220111200222102120212101001 0001000
121022110211210101011012020220021201 0001000
102221110100011120120210022120210210 0001000
022010021210020122122212011112212101 0001000
110021001110001102002110102020210212 0001000
122011121002100020001011102102111022 0001000
222122001200212000211001211021010020 0001000
total CPU time = 0
```

-logicsim

```
[311510173@mseda03 podem]$ ./atpg -logicsim -input ../c432_case2.input ../circuits/iscas85/c432.bench
Start parsing input file
Finish reading circuit file
Run logic simulation
202112201122211002020101110220222100 0001000
101221020101101122110101201122210110 0001000
022120201100011220110212101021020102 0001000
110020112101110111112112212220011122 0001000
210121000021012001020022021211200012 0001000
110100211012121222202101021020212020 0001000
121001000220121111011121222002021200 0001000
010112202021222021210211101122101220 0001000
121121222201112002222102120212101001 0001000
121022110211210101011012020220021201 0001000
102221110100011120120210022120210210 0001000
022010021210020122122212011112212101 0001000
110021001110001102002110102020210212 0001000
122011121002100020001011102102111022 0001000
222122001200212000211001211021010020 0001000
total CPU time = 0
```