```
2 //
3 // File name : xge_mac_interface.sv
                                                                  //
4 //
      Author
             : G. Andres Mancera
                                                                  //
5 //
     License
               : GNU Lesser General Public License
                                                                  //
      Course : Advanced Verification with SystemVerilog OOP
6 //
                                                                  //
7 //
                 Testbench - UCSC Silicon Valley Extension
                                                                  //
8 //
                                                                  //
10
11 interface xge_mac_interface (
                                input
                                        clk_156m25,
12
                                input
                                        clk_xgmii_rx,
13
                                input
                                        clk xgmii tx,
14
                                input
                                        wb_clk_i,
15
                                input
                                        reset_156m25_n,
16
                                input
                                        reset_xgmii_rx_n,
17
                                input
                                        reset_xgmii_tx_n,
18
                                input
                                                           );
                                        wb_rst_i
19
20
    logic
                 pkt_rx_ren, pkt_tx_eop, pkt_tx_sop, pkt_tx_val;
21
    logic
                 wb_cyc_i, wb_stb_i, wb_we_i, wb_ack_o, wb_int_o;
22
    logic
                 pkt_rx_avail, pkt_rx_eop, pkt_rx_err, pkt_rx_sop, pkt_rx_val,
  pkt_tx_full;
23
    logic [63:0]
                 pkt_tx_data, xgmii_rxd, pkt_rx_data, xgmii_txd;
24
    logic [31:0]
                 wb_dat_i, wb_dat_o;
25
    logic [7:0]
                 wb_adr_i, xgmii_rxc, xgmii_txc;
26
    logic [2:0]
                 pkt_tx_mod, pkt_rx_mod;
27
28
29
    parameter INPUT SKEW = 1;
    parameter OUTPUT_SKEW = 1;
30
31
32
    default clocking cb @(posedge clk_156m25);
33
      default input
                     #INPUT_SKEW;
34
      default output #OUTPUT SKEW;
35
      input
             #1 pkt_rx_avail;
36
      input
             #1 pkt_rx_data;
37
      input
             #1
                pkt_rx_eop;
38
      input
             #1 pkt_rx_err;
39
      input
             #1 pkt_rx_mod;
40
      input
             #1 pkt_rx_sop;
41
      input
             #1 pkt_rx_val;
42
      input
             #1 pkt tx full;
43
      input
             #1 wb_ack_o;
44
      input
             #1 wb_dat_o;
45
      input
             #1 wb_int_o;
46
      input
             #1
                 xgmii_txc;
47
      input
             #1
                 xgmii_txd;
48
      output
             #1
                 pkt_rx_ren;
49
      output
             #1
                 pkt_tx_data;
50
      output
             #1
                 pkt tx eop;
51
      output #1
                 pkt_tx_mod;
52
      output
             #1
                 pkt_tx_sop;
53
      output
             #1
                 pkt_tx_val;
54
      output #1 wb_adr_i;
55
      output #1 wb_cyc_i;
56
      output #1 wb_dat_i;
57
      output #1 wb_stb_i;
58
             #1
      output
                 wb we i;
59
      output
            #1
                 xgmii_rxc;
```

```
60
        output #1 xgmii_rxd;
 61
      endclocking
 62
      // modport to connect to the testcase
 63
      modport testcase_port ( clocking cb );
 64
 65
 66
 67
      // task to wait a given number of nanoseconds
 68
     task wait_ns(input [31:0] delay);
        #(1000*delay);
 69
 70
      endtask : wait_ns
 71
 72
      // task to drive all the DUT input signals to some
 73
      // appropriate value after the DUT comes out of reset
 74
     task init tb signals();
 75
        pkt_rx_ren
                       <= 1'b0;
 76
                        <= { $urandom, $urandom_range(0,65535) };
        pkt_tx_data
 77
                        <= 1'b0;
       pkt_tx_val
 78
       pkt_tx_sop
                        <= 1'b0;
 79
        pkt_tx_eop
                        <= 1'b0;
                       <= $urandom range(0,7);
 80
       pkt_tx_mod
                       <= $urandom_range(0,255);
 81
       wb_adr_i
       wb_cyc_i
                       <= 1'b0;
 82
 83
       wb_dat_i
                       <= $urandom;
 84
       wb stb i
                        <= 1'b0;
 85
                        <= $urandom_range(0,1);</pre>
       wb we i
 86
     endtask : init_tb_signals
 87
 88
     // task to configure the DUT in loopback mode
     // input 'xgmii_rxc' connected to output 'xgmii_txc'
 89
     // input 'xgmii_rxd' connected to output 'xgmii_txd'
 90
 91
     task make_loopback_connection();
 92
        assign xgmii_rxc = xgmii_txc;
 93
        assign xgmii_rxd = xgmii_txd;
 94
     endtask : make_loopback_connection
 95
 96
     // task to write into the DUT registers. The address and
 97
     // the data to be written are passed as arguments while
 98
     // calling this task.
99
     // Configuration register 0
                                   : Address 0x00
     // Interrupt Pending Register : Address 0x08
100
     // Interrupt Status Register : Address 0x0C
101
     // Interrupt Mask Register
                                   : Address 0x010
102
103
     task wishbone_write_task(bit[7:0] wr_addr, bit[31:0] wr_data);
104
        assert ( wr addr==8'h00 || wr addr==8'h08 ||
                 wr_addr==8'h0C || wr_addr==8'h10
105
       ##10;
106
107
       wb adr i
                    <= wr addr;
                   <= 1'b1;
108
       wb cyc i
109
       wb_stb_i
                   <= 1'b1;
110
       wb_we_i
                   <= 1'b1;
111
       wb_dat_i
                   <= wr_data;
112
       ##2;
113
       wb_adr_i <= $urandom_range(0,255);</pre>
114
       wb_cyc_i
                  <= 1'b0;
                   <= 1'b0;
115
       wb_stb_i
116
       wb_we_i
                   <= 1'b0;
117
       wb dat i
                    <= $urandom;
118
        ##10;
119
      endtask : wishbone_write_task
```

```
120
121
     // task to read from the DUT registers. The address to read
122
     // from is passed as an argument while invoking this task.
123
     // Configuration register 0 : Address 0x00
124
     // Interrupt Pending Register : Address 0x08
     // Interrupt Status Register : Address 0x0C
125
     // Interrupt Mask Register : Address 0x010
126
127
     task wishbone_read_task(bit[7:0] rd_addr);
       assert ( rd addr==8'h00 || rd addr==8'h08 ||
128
               rd addr==8'h0C || rd addr==8'h10 );
129
       wb adr i <= rd addr;</pre>
130
131
       wb_cyc_i
                <= 1'b1;
      132
133
134
       ##2;
      135
136
137
      wb_dat_i <= $urandom;</pre>
138
139
       ##10;
140
     endtask : wishbone_read_task
141
142
143
     property no_two_consecutive_sop_without_eop;
144
       @(cb) pkt_rx_sop |=> !pkt_rx_sop throughout pkt_rx_eop [->1];
145
146
     endproperty
     assert property ( no two consecutive sop without eop )
147
       else $error ("ASSERTION FAILED : Got 2 consecutive SOPs without EOP in
148
   between");
149
150
     property no two consecutive eop without sop;
       @(cb) pkt rx eop |=> !pkt rx eop throughout pkt rx sop [->1];
151
152
     endproperty
     assert property ( no_two_consecutive_eop_without_sop )
153
       else $error ("ASSERTION FAILED : Got 2 consecutive EOPs without SOP in
154
   between");
155
156
     property data_never_not_unknown_on_valid;
       @(cb) pkt_rx_val |-> not($isunknown(pkt_rx_data));
157
158
     endproperty
     assert property ( data_never_not_unknown_on_valid )
159
       else $error ("ASSERTION FAILED : Packet RX Data is unknown when valid is
160
   asserted");
161
     162
163
164 endinterface : xge mac interface
165
```