

```

1 ///////////////////////////////////////////////////////////////////
2 //                                                                    //
3 // File name : testbench.sv                                           //
4 // Author    : G. Andres Mancera                                       //
5 // License   : GNU Lesser General Public License                     //
6 // Course    : Advanced Verification with SystemVerilog OOP           //
7 //           : Testbench - UCSC Silicon Valley Extension              //
8 //                                                                    //
9 //////////////////////////////////////////////////////////////////////
10
11 module testbench();
12
13     logic        clk_156m25, clk_xgmii_rx, clk_xgmii_tx;
14     logic        reset_156m25_n, reset_xgmii_rx_n, reset_xgmii_tx_n;
15     logic        pkt_rx_ren, pkt_tx_eop, pkt_tx_sop, pkt_tx_val;
16     logic        wb_clk_i, wb_cyc_i, wb_rst_i, wb_stb_i, wb_we_i;
17     logic [63:0] pkt_tx_data, xgmii_rxd;
18     logic [2:0]  pkt_tx_mod;
19     logic [7:0]  wb_adr_i, xgmii_rxc;
20     logic [31:0] wb_dat_i;
21     logic        pkt_rx_avail, pkt_rx_eop, pkt_rx_err, pkt_rx_sop, pkt_rx_val,
pkt_tx_full;
22     logic        wb_ack_o, wb_int_o;
23     logic [63:0] pkt_rx_data, xgmii_txd;
24     logic [2:0]  pkt_rx_mod;
25     logic [31:0] wb_dat_o;
26     logic [7:0]  xgmii_txc;
27
28     //-----
29     // In order to enable waveform dumping, either uncomment the system
30     // call below or use the +vcs+vcdpluson vcs command line option.
31     //initial begin
32     // $vcdpluson;      // Enable waveform dumping
33     //end
34
35     // Generate free running clocks
36     initial begin
37         clk_156m25      = 1'b0;
38         clk_xgmii_rx    = 1'b0;
39         clk_xgmii_tx    = 1'b0;
40         wb_clk_i        = 1'b0;
41         forever begin
42             #3200;
43             clk_156m25    = ~clk_156m25;
44             clk_xgmii_rx  = ~clk_xgmii_rx;
45             clk_xgmii_tx  = ~clk_xgmii_tx;
46             wb_clk_i      = ~wb_clk_i;
47         end
48     end
49
50     // Generate the reset signals
51     initial begin
52         reset_156m25_n    = 1'b0;
53         reset_xgmii_rx_n  = 1'b0;
54         reset_xgmii_tx_n  = 1'b0;
55         wb_rst_i          = 1'b1;
56         #20000;
57         reset_156m25_n    <= 1'b1;
58         reset_xgmii_rx_n  <= 1'b1;
59         reset_xgmii_tx_n  <= 1'b1;

```

```

60     wb_rst_i          <= 1'b0;
61 end
62
63
64 // xge_mac_interface instantiated here
65 xge_mac_interface      xge_mac_if (
66
67     .clk_156m25        (clk_156m25),
68     .clk_xgmii_rx      (clk_xgmii_rx),
69     .clk_xgmii_tx      (clk_xgmii_tx),
70     .wb_clk_i          (wb_clk_i),
71     .reset_156m25_n    (reset_156m25_n),
72     .reset_xgmii_rx_n  (reset_xgmii_rx_n),
73     .reset_xgmii_tx_n  (reset_xgmii_tx_n),
74     .wb_rst_i          (wb_rst_i)
75 );
76
77 // DUT instantiated here
78 xge_mac      mac_core_dut ( // Outputs
79     .pkt_rx_avail      (xge_mac_if.pkt_rx_avail),
80     .pkt_rx_data       (xge_mac_if.pkt_rx_data),
81     .pkt_rx_eop        (xge_mac_if.pkt_rx_eop),
82     .pkt_rx_err        (xge_mac_if.pkt_rx_err),
83     .pkt_rx_mod        (xge_mac_if.pkt_rx_mod),
84     .pkt_rx_sop        (xge_mac_if.pkt_rx_sop),
85     .pkt_rx_val        (xge_mac_if.pkt_rx_val),
86     .pkt_tx_full       (xge_mac_if.pkt_tx_full),
87     .wb_ack_o          (xge_mac_if.wb_ack_o),
88     .wb_dat_o          (xge_mac_if.wb_dat_o),
89     .wb_int_o          (xge_mac_if.wb_int_o),
90     .xgmii_txc         (xge_mac_if.xgmii_txc),
91     .xgmii_txd         (xge_mac_if.xgmii_txd),
92     // Inputs
93     .clk_156m25        (clk_156m25),
94     .clk_xgmii_rx      (clk_xgmii_rx),
95     .clk_xgmii_tx      (clk_xgmii_tx),
96     .pkt_rx_ren        (xge_mac_if.pkt_rx_ren),
97     .pkt_tx_data       (xge_mac_if.pkt_tx_data),
98     .pkt_tx_eop        (xge_mac_if.pkt_tx_eop),
99     .pkt_tx_mod        (xge_mac_if.pkt_tx_mod),
100    .pkt_tx_sop         (xge_mac_if.pkt_tx_sop),
101    .pkt_tx_val         (xge_mac_if.pkt_tx_val),
102    .reset_156m25_n     (reset_156m25_n),
103    .reset_xgmii_rx_n   (reset_xgmii_rx_n),
104    .reset_xgmii_tx_n   (reset_xgmii_tx_n),
105    .wb_adr_i           (xge_mac_if.wb_adr_i),
106    .wb_clk_i           (wb_clk_i),
107    .wb_cyc_i           (xge_mac_if.wb_cyc_i),
108    .wb_dat_i           (xge_mac_if.wb_dat_i),
109    .wb_rst_i           (wb_rst_i),
110    .wb_stb_i           (xge_mac_if.wb_stb_i),
111    .wb_we_i            (xge_mac_if.wb_we_i),
112    .xgmii_rxc          (xge_mac_if.xgmii_rxc),
113    .xgmii_rxd          (xge_mac_if.xgmii_rxd)
114 );
115
116 // Testcase instantiated here
117 testcase itestcase (      xge_mac_if.testcase_port,
118                             xge_mac_if.testcase_port      );
119
120 endmodule

```

