```
2 //
3 // File name : original_testcase/testcase.sv
                                                                   //
4 // Author : G. Andres Mancera
                                                                   //
5 // License : GNU Lesser General Public License
                                                                   //
6 // Course : Advanced Verification with SystemVerilog OOP
                                                                   //
7 //
                 Testbench - UCSC Silicon Valley Extension
                                                                   //
8 //
                                                                   //
10
11|program testcase ( interface tcif_driver,
12
                     interface tcif_monitor );
13
                 tx_buffer[0:10000];
14
    reg [7:0]
                 tx_length;
15
    integer
16
    integer
                 tx_count;
17
    integer
                 rx_count;
18
19
20
    initial begin
21
      tx_count = 0;
22
      rx_count = 0;
23
24
      tcif_driver.cb.wb_adr_i <= 8'b0;</pre>
      tcif_driver.cb.wb_cyc_i <= 1'b0;</pre>
25
      tcif_driver.cb.wb_dat_i <= 32'b0;</pre>
26
27
      tcif_driver.cb.wb_stb_i <= 1'b0;</pre>
      tcif_driver.cb.wb_we_i <= 1'b0;</pre>
28
29
    end
30
    // Init signals
31
32
    initial begin
      for (tx_length = 0; tx_length <= 1000; tx_length = tx_length + 1) begin
33
        tx_buffer[tx_length] = 0;
34
35
      end
36
      tcif_driver.cb.pkt_rx_ren <= 1'b0;</pre>
37
      tcif_driver.cb.pkt_tx_data <= 64'b0;</pre>
      tcif_driver.cb.pkt_tx_val <= 1'b0;</pre>
38
39
      tcif_driver.cb.pkt_tx_sop <= 1'b0;</pre>
40
      tcif_driver.cb.pkt_tx_eop <= 1'b0;</pre>
      tcif_driver.cb.pkt_tx_mod <= 3'b0;</pre>
41
42
    end
43
44
    initial begin
45
      forever begin
        tcif_driver.cb.xgmii_rxc <= tcif_driver.cb.xgmii_txc;</pre>
46
        tcif_driver.cb.xgmii_rxd <= tcif_driver.cb.xgmii_txd;</pre>
47
        @(posedge tcif_monitor.clk_156m25);
48
49
      end
50
    end
51
52
    53
    // Wishbone interface read/write
    initial begin
54
55
      WaitNS(1000);
      // Initial read to configuration register 0.
56
57
      tcif_driver.cb.wb_adr_i <= 8'b0;</pre>
58
      tcif_driver.cb.wb_cyc_i
                                <= 1'b1;
      tcif_driver.cb.wb_stb_i <= 1'b1;
59
      WaitNS(10);
60
```

```
61
        tcif_driver.cb.wb_cyc_i <= 1'b0;
 62
        tcif_driver.cb.wb_stb_i
                                   <= 1'b0;
       WaitNS(100);
 63
 64
        // Write into configuration register 0 (Address 0x00).
 65
        // As long as wb_dat_i[0]=1'b1, transmission will be enabled.
 66
        // The remaining bits (wb_dat_i[31:1]) are don't care.
 67
       tcif_driver.cb.wb_adr_i
                                   <= 8'b0;
 68
 69
        tcif_driver.cb.wb_cyc_i
                                    <= 1'b1;
        tcif_driver.cb.wb_stb_i
 70
                                    <= 1'b1;
 71
        tcif_driver.cb.wb_we_i
                                   <= 1'b1;
 72
        tcif_driver.cb.wb_dat_i
                                   <= {$urandom_range(0, 31'h7FFF_FFF), 1'b1};
 73
       WaitNS(10);
 74
        tcif_driver.cb.wb_cyc_i
                                   <= 1'b0;
 75
        tcif driver.cb.wb stb i
                                    <= 1'b0;
 76
        tcif_driver.cb.wb_we_i
                                    <= 1'b0;
 77
       WaitNS(100);
 78
      end
 79
      //-----
 80
 81
      initial begin
 82
       WaitNS(5000);
        ProcessCmdFile();
 83
 84
      end
 85
 86
      initial begin
 87
        forever begin
 88
          if (tcif_monitor.cb.pkt_rx_avail) begin
 89
            RxPacket();
            if (rx_count == tx_count) begin
 90
              $display("All packets received. Simulation done!!!\n");
 91
 92
            end
 93
 94
         @(posedge tcif_monitor.clk_156m25);
 95
       end
 96
      end
 97
 98
 99
      // Other tasks
100
     task WaitNS(input [31:0] delay);
101
102
         #(1000*delay);
103
104
      endtask : WaitNS
105
106
107
     task TxPacket;
108
        integer
109
        begin
          $display("Transmit packet with length: %d", tx_length);
110
111
         @(posedge tcif_driver.clk_156m25);
112
         WaitNS(1);
113
         tcif_driver.cb.pkt_tx_val <= 1'b1;</pre>
          for (i = 0; i < tx_length; i = i + 8) begin
114
            tcif_driver.cb.pkt_tx_sop <= 1'b0;</pre>
115
            tcif_driver.cb.pkt_tx_eop <= 1'b0;</pre>
116
117
            tcif_driver.cb.pkt_tx_mod <= 2'b0;
118
            if (i == 0) tcif driver.cb.pkt tx sop <= 1'b1;
            if (i + 8 >= tx_length) begin
119
120
              tcif_driver.cb.pkt_tx_eop <= 1'b1;
```

```
121
              tcif_driver.cb.pkt_tx_mod <= tx_length % 8;
122
            end
123
            tcif driver.cb.pkt tx data[`LANE7] <= tx buffer[i];
124
            tcif_driver.cb.pkt_tx_data[`LANE6] <= tx_buffer[i+1];</pre>
125
            tcif_driver.cb.pkt_tx_data[`LANE5] <= tx_buffer[i+2];
            tcif_driver.cb.pkt_tx_data[`LANE4] <= tx_buffer[i+3];</pre>
126
            tcif_driver.cb.pkt_tx_data[`LANE3] <= tx_buffer[i+4];</pre>
127
128
            tcif_driver.cb.pkt_tx_data[`LANE2] <= tx_buffer[i+5];</pre>
129
            tcif_driver.cb.pkt_tx_data[`LANE1] <= tx_buffer[i+6];</pre>
            tcif_driver.cb.pkt_tx_data[`LANE0] <= tx_buffer[i+7];</pre>
130
131
            @(posedge tcif_driver.clk_156m25);
132
            WaitNS(1);
133
          end
134
          tcif_driver.cb.pkt_tx_val <= 1'b0;
135
          tcif driver.cb.pkt tx eop <= 1'b0;
136
          tcif_driver.cb.pkt_tx_mod <= 3'b0;
137
          tx_count = tx_count + 1;
138
        end
139
      endtask : TxPacket
140
      task CmdTxPacket(input [31:0] file);
141
142
        integer
                     count;
143
        integer
                     data;
144
        integer
                     i;
145
        begin
          count = $fscanf(file, "%2d", tx_length);
146
147
          if (count == 1) begin
148
            for (i = 0; i < tx_length; i = i + 1) begin
149
               count = $fscanf(file, "%2X", data);
               if (count) begin
150
151
                 tx_buffer[i] = data;
152
               end
153
            end
154
            TxPacket();
155
          end
156
        end
157
      endtask : CmdTxPacket
158
159
      task ProcessCmdFile;
160
        integer
                         file_cmd;
161
        integer
                         count;
162
        reg [8*8-1:0]
                         str;
163
          file cmd = $fopen("../../testbench/verilog/packets_tx.txt", "r");
164
          if (!file cmd) $stop;
165
          while (!$feof(file_cmd)) begin
166
167
            count = $fscanf(file_cmd, "%s", str);
168
            if (count != 1) continue;
            $display("CMD %s", str);
169
170
            case (str)
171
               "SEND_PKT": begin
172
                              CmdTxPacket(file_cmd);
173
                            end
174
            endcase
175
          end
          $fclose(file_cmd);
176
177
          WaitNS(50000);
178
          $finish;
179
        end
180
      endtask : ProcessCmdFile
```

```
181
182
      // Task to read a single packet from receive interface and display
183
     task RxPacket;
184
       reg
                done;
185
       begin
186
          done = 0;
          tcif_monitor.cb.pkt_rx_ren <= 1'b1;</pre>
187
188
          @(posedge tcif_monitor.clk_156m25);
         while (!done) begin
189
            if (tcif_monitor.cb.pkt_rx_val) begin
190
              if (tcif_monitor.cb.pkt_rx_sop) begin
191
                $display("\n\n----");
192
                $display("Received Packet");
$display("-----");
193
194
195
              $display("%x", tcif_monitor.cb.pkt_rx_data);
196
197
              if (tcif_monitor.cb.pkt_rx_eop) begin
198
                done \leftarrow 1;
199
                tcif_monitor.cb.pkt_rx_ren <= 1'b0;</pre>
200
201
              if (tcif_monitor.cb.pkt_rx_eop) begin
                $display("----\n\n");
202
203
              end
204
            end
205
            @(posedge tcif_monitor.clk_156m25);
206
207
          rx_count = rx_count + 1;
208
        end
209
      endtask : RxPacket
210
211 endprogram
212
```