```
2 //
3 // File name : driver.sv
                                                            //
4 // Author : G. Andres Mancera
                                                            //
5 // License : GNU Lesser General Public License
                                                            //
6 // Course : Advanced Verification with SystemVerilog OOP
                                                            //
7 //
               Testbench - UCSC Silicon Valley Extension
                                                            //
8 //
                                                            //
10
11 class driver;
12
13
    virtual xge mac interface
                             drv vi;
14
    packet
                             xge_mac_pkt;
    mailbox
15
                             drv2sb;
16
17
   // ====== Constructor ======
    function new( input virtual xge_mac_interface vif,
18
19
                input mailbox drv2sb
20
     $display("DRIVER :: inside new() function");
21
     this.drv_vi = vif;
22
     this.drv2sb = drv2sb;
23
     xge_mac_pkt = new();
24
    endfunction : new
25
26
27
    // ====== Class methods ======
    task send_packet(int num_packets);
28
29
     packet
                   drv_pkt;
30
     int unsigned
                   pkt_len_in_bytes;
     int unsigned
hit [2:0]
                   num_of_flits;
31
32
     bit [2:0]
                   last_flit_mod;
33
     bit [63:0]
                   tx_data;
34
35
36
     for (int j=0; j<num_packets; j++ ) begin</pre>
37
       drv pkt
               = new xge_mac_pkt;
       assert( drv_pkt.randomize() );
38
39
       pkt_len_in_bytes = 6 + 6 + 2 + drv_pkt.payload.size();
       num_of_flits
                       = ( pkt_len_in_bytes%8 ) ? pkt_len_in_bytes/8 + 1 :
  pkt_len_in_bytes/8;
                        = pkt_len_in_bytes%8;
41
       last flit mod
       //$display("DRIVER DEBUG :: pkt_len_in_bytes =%0d", pkt_len_in_bytes);
42
       43
44
45
       for ( int i=0; i<num_of_flits; i++ ) begin</pre>
46
47
         tx data = 64'h0;
48
         @(drv_vi.cb);
49
         if ( i==0 ) begin // ------ SOP cycle ------
          tx_data = { drv_pkt.mac_dst_addr, drv_pkt.mac_src_addr[47:32] };
50
          drv_vi.cb.pkt_tx_val <= 1'b1;</pre>
51
          52
53
54
55
          drv_vi.cb.pkt_tx_data <= tx_data;</pre>
                                          ----- SOP cycle -----
56
  _____
```

```
57
          if ( num of flits==2 ) begin
58
                             = { drv_pkt.mac_src_addr[31:0], drv_pkt.ether_type };
59
              tx data[63:16]
60
              tx data[15:0]
                               = $urandom_range(0,16'hFFFF);
              for ( int j=0; j<drv_pkt.payload.size(); j++ ) begin</pre>
61
                if (j==0) begin
62
                  tx_data[15:8] = drv_pkt.payload[0];
63
64
                end
65
                else begin
                  tx_data[7:0] = drv_pkt.payload[1];
66
67
                end
68
              end
69
            end
             else begin
70
71
              for ( int j=0; j<8; j++ ) begin
                if (j<(((drv_pkt.payload.size()-3)%8)+1)) begin</pre>
72
73
                               = tx_data | ( drv_pkt.payload[8*i+j-14] << (56-8*j) );
74
                end
75
                else begin
76
                               = tx_data | ( $urandom_range(0,8'hFF) << (56-8*j) );</pre>
                  tx data
77
                end
78
              end
79
             end
80
             drv_vi.cb.pkt_tx_val <= 1'b1;</pre>
            81
82
83
             drv_vi.cb.pkt_tx_mod <= last_flit_mod;</pre>
84
             drv_vi.cb.pkt_tx_data <= tx_data;</pre>
85
          end
                               // ----- EOP cycle ------
          else begin
                               // ----- MOP cycle -----
86
87
            if (i==1) begin
88
              tx_data
                               = { drv_pkt.mac_src_addr[31:0], drv_pkt.ether_type,
89
                                   drv_pkt.payload[0], drv_pkt.payload[1] };
90
            end
91
             else begin
92
              for ( int j=0; j<8; j++ ) begin
93
                tx_data
                               = (tx_data<<8) | drv_pkt.payload[8*i+j-14];</pre>
94
              end
95
            end
                                 <= 1'b1;
96
            drv_vi.cb.pkt_tx_val
97
            drv_vi.cb.pkt_tx_sop <= 1'b0;</pre>
98
            drv_vi.cb.pkt_tx_eop
                                 <= 1'b0;
             drv_vi.cb.pkt_tx_mod
                                  <= $urandom_range(0,7);
99
100
            drv_vi.cb.pkt_tx_data <= tx_data;</pre>
101
                               // ----- MOP cycle -----
102
103
         drv_pkt.increase_pktid();
         drv_pkt.print("FROM DRIVER");
104
105
         // Put the packet into the mailbox only when the SOP/EOP
         // signals have been correctly driven.
106
         if ( drv_pkt.sop_mark && drv_pkt.eop_mark ) begin
107
108
           drv2sb.put(drv_pkt);
109
         end
110
         else begin
           $display("DRIVER :: t=%2t, ERROR PACKET, WILL NOT SEND IT TO SCOREBOARD",
111
   $time);
```

```
112
         end
113
          repeat ( drv_pkt.ipg ) begin
           @(drv vi.cb);
114
115
           drv vi.cb.pkt tx val
                                  <= 1'b0;
                                  <= 1'b0;
116
           drv vi.cb.pkt tx sop
           117
118
           drv_vi.cb.pkt_tx_data <= { $urandom, $urandom_range(0,65535) };</pre>
119
120
         end
         if ( (j==num_packets-1) && drv_pkt.ipg==0 ) begin
121
122
           // Explicitly close the transfer of the last packet if its
123
           // inter-packet gap is zero. Otherwise, the repeat(drv_pkt.ipg)
124
           // block does not get executed the the signals are kept at the
125
           // same values that they had on the last EOP cycle
126
           @(drv vi.cb);
127
           drv vi.cb.pkt tx val
                                  <= 1'b0;
128
           drv_vi.cb.pkt_tx_sop
                                  <= 1'b0;
129
           drv_vi.cb.pkt_tx_eop <= 1'b0;</pre>
130
           drv_vi.cb.pkt_tx_mod <= $urandom_range(0,7);</pre>
           drv vi.cb.pkt tx data <= { $urandom, $urandom range(0,65535) };</pre>
131
132
         end
133
         while ( drv_vi.cb.pkt_tx_full ) begin
           // When the pkt_tx_full signal is asserted, transfers should
134
           // be suspended at the end of the current packet. Transfer of
135
136
           // next packet can begin as soon as this signal is de-asserted.
137
           @(drv vi.cb);
138
           drv_vi.cb.pkt_tx_val
                                  <= 1'b0;
139
           drv vi.cb.pkt tx sop
                                   <= 1'b0;
140
           drv_vi.cb.pkt_tx_eop
                                  <= 1'b0;
           drv_vi.cb.pkt_tx_mod <= $urandom_range(0,7);</pre>
141
           drv_vi.cb.pkt_tx_data <= { $urandom, $urandom_range(0,65535) };</pre>
142
143
         end
144
       end
145
     endtask : send_packet
146
147 endclass
148
```