```
2 ////
                                                               ////
3 //// File name "tb_xge_mac.v"
                                                               ////
4 ////
                                                               ////
5 //// This file is part of the "10GE MAC" project
                                                               ////
6 //// http://www.opencores.org/cores/xge_mac/
                                                               ////
7 ////
                                                               ////
8 //// Author(s):
                                                               ////
9 ////
            - A. Tanguay (antanguay@opencores.org)
                                                               ////
10 ////
                                                               ////
12 ////
                                                               ////
13 //// Copyright (C) 2008 AUTHORS. All rights reserved.
                                                               ////
14 ////
                                                               ////
15 //// This source file may be used and distributed without
                                                               ////
16 //// restriction provided that this copyright statement is not
                                                               ////
17 //// removed from the file and that any derivative work contains ////
18 //// the original copyright notice and the associated disclaimer. ////
19 ////
                                                               ////
20 //// This source file is free software; you can redistribute it
                                                               ////
21 //// and/or modify it under the terms of the GNU Lesser General
                                                               ////
22 //// Public License as published by the Free Software Foundation; ////
23 //// either version 2.1 of the License, or (at your option) any
                                                               ////
24 //// later version.
                                                               ////
25 ////
                                                               ////
26 //// This source is distributed in the hope that it will be
                                                               ////
27 //// useful, but WITHOUT ANY WARRANTY; without even the implied
                                                               ////
28 //// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
                                                               ////
29 //// PURPOSE. See the GNU Lesser General Public License for more ////
30 //// details.
                                                               ////
                                                               ////
31 ////
32 //// You should have received a copy of the GNU Lesser General
                                                               ////
33 //// Public License along with this source; if not, download it
                                                               ////
34 //// from http://www.opencores.org/lgpl.shtml
                                                               ////
35 ////
                                                               ////
37
38
39 `include "timescale.v"
40 `include "defines.v"
41
42 //`define GXB
43 //`define XIL
44
45 module tb;
46
47
48 /*AUTOREG*/
49
50 reg [7:0]
               tx_buffer[0:10000];
               tx length;
51 integer
52
53 reg
               clk 156m25;
54 reg
               clk_312m50;
55 reg
               clk_xgmii_rx;
56 reg
               clk_xgmii_tx;
57
               reset_156m25_n;
58 reg
59 reg
               reset_xgmii_rx_n;
60 reg
               reset_xgmii_tx_n;
```

```
61
 62 reg
                  pkt_rx_ren;
 63
64 reg
        [63:0]
                  pkt_tx_data;
                  pkt_tx_val;
 65 reg
                  pkt_tx_sop;
 66 reg
 67 reg
                  pkt_tx_eop;
 68 reg [2:0]
                  pkt_tx_mod;
 69
 70 integer
                  tx_count;
 71 integer
                  rx_count;
 72
 73 /*AUTOWIRE*/
 74 // Beginning of automatic wires (for undeclared instantiated-module outputs)
 75 wire
                             pkt rx avail;
                                                    // From dut of xge mac.v
 76 wire [63:0]
                             pkt_rx_data;
                                                      // From dut of xge_mac.v
 77 wire
                                                     // From dut of xge_mac.v
                             pkt_rx_eop;
                                                     // From dut of xge_mac.v
 78 wire
                             pkt_rx_err;
 79 wire [2:0]
                                                      // From dut of xge_mac.v
                             pkt_rx_mod;
                                                     // From dut of xge mac.v
 80 wire
                             pkt_rx_sop;
                                                    // From dut of xge_mac.v
 81 wire
                             pkt_rx_val;
                                                    // From dut of xge_mac.v
 82 wire
                             pkt_tx_full;
                                                     // From dut of xge_mac.v
 83 wire
                             wb_ack_o;
 84 wire [31:0]
                                                    // From dut of xge_mac.v
                             wb_dat_o;
 85 wire
                                                     // From dut of xge mac.v
                             wb_int_o;
                                                     // From dut of xge_mac.v
 86 wire [7:0]
                             xgmii_txc;
 87 wire [63:0]
                             xgmii_txd;
                                                      // From dut of xge_mac.v
 88 // End of automatics
 89
 90 wire [7:0]
                  wb_adr_i;
 91 wire [31:0] wb_dat_i;
 92
 93 wire [7:0]
                             xgmii_rxc;
 94 wire [63:0]
                             xgmii_rxd;
 95
 96 wire [3:0]
                             tx_dataout;
 97
 98 wire
                             xaui tx 10 n;
                             xaui_tx_10_p;
99 wire
100 wire
                             xaui_tx_l1_n;
101 wire
                             xaui_tx_l1_p;
102 wire
                             xaui_tx_12_n;
103 wire
                             xaui_tx_12_p;
104 wire
                             xaui_tx_13_n;
105 wire
                             xaui_tx_13_p;
106
107 xge_mac dut(/*AUTOINST*/
108
                // Outputs
109
                .pkt_rx_avail
                                              (pkt_rx_avail),
110
                .pkt_rx_data
                                              (pkt_rx_data[63:0]),
111
                .pkt_rx_eop
                                              (pkt_rx_eop),
112
                .pkt_rx_err
                                              (pkt_rx_err),
113
                .pkt_rx_mod
                                              (pkt_rx_mod[2:0]),
114
                .pkt_rx_sop
                                              (pkt_rx_sop),
115
                .pkt_rx_val
                                              (pkt_rx_val),
                                              (pkt_tx_full),
116
                .pkt_tx_full
117
                .wb_ack_o
                                              (wb_ack_o),
118
                .wb dat o
                                              (wb_dat_o[31:0]),
119
                .wb_int_o
                                              (wb_int_o),
120
                .xgmii_txc
                                              (xgmii_txc[7:0]),
```

```
121
                                               (xgmii_txd[63:0]),
                 .xgmii_txd
122
                 // Inputs
123
                 .clk 156m25
                                                (clk 156m25),
124
                 .clk_xgmii_rx
                                                (clk_xgmii_rx),
125
                 .clk_xgmii_tx
                                                (clk_xgmii_tx),
                 .pkt_rx_ren
126
                                                (pkt_rx_ren),
127
                 .pkt_tx_data
                                                (pkt_tx_data[63:0]),
128
                 .pkt_tx_eop
                                                (pkt_tx_eop),
129
                 .pkt_tx_mod
                                                (pkt_tx_mod[2:0]),
130
                 .pkt_tx_sop
                                                (pkt_tx_sop),
131
                 .pkt_tx_val
                                                (pkt_tx_val),
132
                 .reset_156m25_n
                                                (reset_156m25_n),
                 .reset_xgmii_rx_n
133
                                                (reset_xgmii_rx_n),
134
                 .reset_xgmii_tx_n
                                                (reset_xgmii_tx_n),
135
                                                (wb adr i[7:0]),
                 .wb adr i
                 .wb_clk_i
                                                (wb_clk_i),
136
137
                 .wb_cyc_i
                                                (wb_cyc_i),
                                                (wb_dat_i[31:0]),
138
                 .wb_dat_i
139
                                                (wb_rst_i),
                 .wb_rst_i
140
                 .wb stb i
                                                (wb_stb_i),
141
                 .wb we i
                                                (wb_we_i),
                                                (xgmii_rxc[7:0]),
142
                 .xgmii_rxc
                                                (xgmii_rxd[63:0]));
143
                 .xgmii_rxd
144
145 `ifdef GXB
146 // Example of transceiver instance
147 gxb gxb(// Outputs
148
             .rx ctrldetect
                                                (\{xgmii rxc[7],
149
                                                 xgmii_rxc[5],
150
                                                 xgmii_rxc[3],
151
                                                 xgmii_rxc[1],
152
                                                 xgmii_rxc[6],
                                                 xgmii_rxc[4],
153
154
                                                 xgmii_rxc[2],
155
                                                 xgmii_rxc[0]}),
156
             .rx_dataout
                                                ({xgmii_rxd[63:56],
157
                                                 xgmii_rxd[47:40],
158
                                                 xgmii rxd[31:24],
                                                 xgmii_rxd[15:8],
159
                                                 xgmii_rxd[55:48],
160
161
                                                 xgmii_rxd[39:32],
162
                                                 xgmii_rxd[23:16],
163
                                                 xgmii rxd[7:0]),
             .tx_dataout
164
                                                (tx_dataout[3:0]),
             // Inputs
165
             .pll_inclk
                                                (clk_156m25),
166
167
             .rx_analogreset
                                                (~reset_156m25_n),
168
             .rx cruclk
                                                ({clk_156m25, clk_156m25, clk_156m25,
    clk_156m25}),
169
             .rx_datain
                                                (tx_dataout[3:0]),
170
             .rx_digitalreset
                                                (~reset_156m25_n),
171
             .tx_ctrlenable
                                               ({xgmii_txc[7],
172
                                                 xgmii_txc[5],
173
                                                 xgmii_txc[3],
174
                                                 xgmii_txc[1],
                                                 xgmii_txc[6],
175
176
                                                 xgmii_txc[4],
                                                 xgmii_txc[2],
177
178
                                                 xgmii_txc[0]}),
179
             .tx_datain
                                                ({xgmii_txd[63:56],
```

```
180
                                                  xgmii_txd[47:40],
                                                  xgmii_txd[31:24],
181
                                                  xgmii txd[15:8],
182
                                                  xgmii_txd[55:48],
183
184
                                                  xgmii_txd[39:32],
185
                                                  xgmii_txd[23:16],
186
                                                  xgmii_txd[7:0]}),
187
             .tx_digitalreset
                                                (~reset_156m25_n));
188
    `endif
189
190 `ifdef XIL
191 // Example of transceiver instance
192 xaui_block xaui(// Outputs
193
                     .txoutclk
                                                (),
                                                (xgmii_rxd[63:0]),
194
                      .xgmii rxd
195
                      .xgmii_rxc
                                                (xgmii_rxc[7:0]),
196
                      .xaui_tx_10_p
                                                (xaui_tx_l0_p),
197
                      .xaui_tx_l0_n
                                                (xaui_tx_10_n),
198
                      .xaui_tx_l1_p
                                                (xaui_tx_l1_p),
199
                      .xaui_tx_l1_n
                                                (xaui_tx_l1_n),
200
                      .xaui_tx_12_p
                                                (xaui_tx_12_p),
201
                      .xaui_tx_12_n
                                                (xaui_tx_12_n),
202
                      .xaui_tx_13_p
                                                (xaui_tx_l3_p),
203
                      .xaui_tx_13_n
                                                (xaui_tx_13_n),
204
                     .txlock
                                                (),
205
                      .align_status
                                                (),
206
                      .sync_status
                                                (),
207
                     .mgt_tx_ready
                                                (),
208
                                                (),
                      .drp_o
209
                     .drp_rdy
                                                (),
210
                     .status_vector
                                                (),
211
                     // Inputs
212
                      .dclk
                                                (clk_156m25),
213
                     .clk156
                                                (clk_156m25),
214
                     .clk312
                                                (clk_312m50),
215
                      .refclk
                                                (clk_156m25),
216
                     .reset
                                                (~reset_156m25_n),
217
                     .reset156
                                                (~reset 156m25 n),
218
                      .xgmii_txd
                                                (xgmii_txd[63:0]),
219
                      .xgmii_txc
                                                (xgmii_txc[7:0]),
220
                      .xaui_rx_10_p
                                                (xaui_tx_10_p),
221
                     .xaui_rx_10_n
                                                (xaui_tx_l0_n),
222
                      .xaui_rx_l1_p
                                                (xaui_tx_l1_p),
223
                      .xaui_rx_l1_n
                                                (xaui_tx_l1_n),
224
                      .xaui_rx_12_p
                                                (xaui_tx_12_p),
225
                      .xaui_rx_12_n
                                                (xaui_tx_l2_n),
226
                      .xaui_rx_13_p
                                                (xaui_tx_13_p),
227
                     .xaui rx 13 n
                                                (xaui_tx_13_n),
                      .signal_detect
228
                                                (4'b1111),
                                                (7'b0),
229
                      .drp_addr
230
                     .drp_en
                                                (2'b0),
231
                                                (16'b0),
                     .drp_i
                                                (2'b0),
232
                      .drp we
233
                                                (7'b0));
                      .configuration_vector
234
235 glbl glbl();
236
    `endif
237
238 //---
239 // Unused for this testbench
```

```
240
241 assign wb_adr_i = 8'b0;
242 assign wb clk i = 1'b0;
243 assign wb_cyc_i = 1'b0;
244 assign wb_dat_i = 32'b0;
245 assign wb_rst_i = 1'b1;
246 assign wb_stb_i = 1'b0;
247 assign wb_we_i = 1'b0;
248
249
250 initial begin
251
        tx_count = 0;
252
        rx_count = 0;
253 end
254
255 //---
256 // XGMII Loopback
257 // This test is done with loopback on XGMII or using one of the tranceiver examples
258
259 `ifndef GXB
260
      `ifndef XIL
261
        assign xgmii_rxc = xgmii_txc;
        assign xgmii_rxd = xgmii_txd;
262
      `endif
263
264 `endif
265
266 //---
267 // Clock generation
268
269 initial begin
270
        clk_156m25 = 1'b0;
271
        clk_xgmii_rx = 1'b0;
272
        clk_xgmii_tx = 1'b0;
273
        forever begin
274
            WaitPS(3200);
275
            clk_{156m25} = \sim clk_{156m25};
276
            clk_xgmii_rx = ~clk_xgmii_rx;
277
            clk_xgmii_tx = ~clk_xgmii_tx;
278
        end
279 end
280
281 initial begin
282
        clk_312m50 = 1'b0;
283
        forever begin
284
            WaitPS(1600);
285
            clk_312m50 = \sim clk_312m50;
286
        end
287 end
288
289 //---
290 // Reset Generation
291
292 initial begin
293
        reset_156m25_n = 1'b0;
294
        reset_xgmii_rx_n = 1'b0;
295
        reset_xgmii_tx_n = 1'b0;
296
        WaitNS(20);
297
        reset 156m25 n = 1'b1;
298
        reset_xgmii_rx_n = 1'b1;
299
        reset_xgmii_tx_n = 1'b1;
```

```
300 end
301
302
303 //---
304 // Init signals
305
306 initial begin
307
308
        for (tx_length = 0; tx_length <= 1000; tx_length = tx_length + 1) begin
309
            tx_buffer[tx_length] = 0;
310
        end
311
312
        pkt_rx_ren = 1'b0;
313
314
        pkt tx data = 64'b0;
315
        pkt_tx_val = 1'b0;
        pkt_tx_sop = 1'b0;
316
317
        pkt_tx_eop = 1'b0;
318
        pkt_tx_mod = 3'b0;
319
320 end
321
322 task WaitNS;
323
      input [31:0] delay;
324
        begin
325
            #(1000*delay);
326
        end
327 endtask
328
329 task WaitPS;
330
      input [31:0] delay;
331
        begin
332
            #(delay);
333
        end
334 endtask
335
336
337 //---
338 // Task to send a single packet
339
340 task TxPacket;
341
      integer
                      i;
342
        begin
343
344
            $display("Transmit packet with length: %d", tx_length);
345
346
            @(posedge clk_156m25);
347
            WaitNS(1);
348
            pkt_tx_val = 1'b1;
349
350
            for (i = 0; i < tx_length; i = i + 8) begin
351
352
                 pkt_tx_sop = 1'b0;
353
                 pkt_tx_eop = 1'b0;
354
                pkt_tx_mod = 2'b0;
355
356
                if (i == 0) pkt_tx_sop = 1'b1;
357
358
                 if (i + 8 >= tx_length) begin
359
                     pkt_tx_eop = 1'b1;
```

```
360
                     pkt_tx_mod = tx_length % 8;
361
                end
362
363
                pkt_tx_data[`LANE7] = tx_buffer[i];
364
                pkt_tx_data[`LANE6] = tx_buffer[i+1];
365
                pkt_tx_data[`LANE5] = tx_buffer[i+2];
366
                pkt_tx_data[`LANE4] = tx_buffer[i+3];
367
                pkt_tx_data[`LANE3] = tx_buffer[i+4];
368
                pkt_tx_data[`LANE2] = tx_buffer[i+5];
                pkt_tx_data[`LANE1] = tx_buffer[i+6];
369
370
                pkt_tx_data[`LANE0] = tx_buffer[i+7];
371
372
                @(posedge clk_156m25);
373
                WaitNS(1);
374
375
            end
376
377
            pkt_tx_val = 1'b0;
378
            pkt_tx_eop = 1'b0;
379
            pkt_tx_mod = 3'b0;
380
381
            tx_count = tx_count + 1;
382
383
        end
384
385 endtask
386
387
388 //---
389 // Task to read a single packet from command file and transmit
390
391 task CmdTxPacket;
392
      input [31:0] file;
393
      integer count;
394
      integer data;
395
      integer i;
396
        begin
397
398
            count = $fscanf(file, "%2d", tx_length);
399
400
            if (count == 1) begin
401
402
                for (i = 0; i < tx_length; i = i + 1) begin
403
404
                     count = $fscanf(file, "%2X", data);
405
                     if (count) begin
406
                         tx_buffer[i] = data;
407
                     end
408
409
                end
410
411
                TxPacket();
412
413
            end
414
        end
415
416 endtask
417
418
419 //---
```

```
420 // Task to read commands from file and stop when complete
421
422 task ProcessCmdFile;
423
      integer
                 file_cmd;
424
      integer count;
      reg [8*8-1:0] str;
425
426
        begin
427
            file_cmd = $fopen("../testbench/verilog/packets_tx.txt", "r");
428
            if (!file_cmd) $stop;
429
430
431
            while (!$feof(file_cmd)) begin
432
433
                 count = $fscanf(file_cmd, "%s", str);
434
                 if (count != 1) continue;
435
436
                 $display("CMD %s", str);
437
438
                 case (str)
439
                   "SEND PKT":
440
441
                     begin
442
                         CmdTxPacket(file_cmd);
443
                     end
444
445
                 endcase
446
447
            end
448
449
            $fclose(file_cmd);
450
451
            WaitNS(50000);
452
            //$stop;
453
            $finish;
454
455
        end
456 endtask
457
458 initial begin
459
        WaitNS(5000);
    `ifdef XIL
460
461
        WaitNS(200000);
    `endif
462
463
        ProcessCmdFile();
464 end
465
466
467 //---
468 // Task to read a single packet from receive interface and display
469
470 task RxPacket;
471
      reg done;
472
        begin
473
474
            done = 0;
475
476
            pkt_rx_ren <= 1'b1;</pre>
477
            @(posedge clk_156m25);
478
479
            while (!done) begin
```

```
480
                if (pkt_rx_val) begin
481
482
483
                    if (pkt_rx_sop) begin
484
                        $display("\n\n----");
                        $display("Received Packet");
485
                        $display("----");
486
487
                    end
488
                    $display("%x", pkt_rx_data);
489
490
491
                    if (pkt_rx_eop) begin
492
                        done \leftarrow 1;
493
                        pkt_rx_ren <= 1'b0;</pre>
494
                    end
495
496
                    if (pkt_rx_eop) begin
                        $display("----\n\n");
497
498
                    end
499
500
                end
501
               @(posedge clk_156m25);
502
503
504
           end
505
506
           rx_count = rx_count + 1;
507
508
        end
509 endtask
510
511 initial begin
512
513
       forever begin
514
           if (pkt_rx_avail) begin
515
516
                RxPacket();
517
518
519
                if (rx_count == tx_count) begin
520
                    $display("All packets received. Sumulation done!!!\n");
521
                end
522
523
           end
524
525
           @(posedge clk_156m25);
526
527
        end
528
529 end
530
531 initial begin
     $vcdpluson;
                  // Enable waveform dumping
532
533 end
534
535 endmodule
536
```