

A

B

C


D

A

B

C

D




JP3






1	2
3	4
5	6
7	8
9	10
11	12
13	14
15	16
17	18
19	20
21	22
23	24
25	26
27	28
29	30
31	32
33	34
35	36
37	38
39	40

Title DAC.SchDoc		
Size A4	Number	Revision v 0.3
Date: 22/05/2019	Sheet 1	of 3
File: C:\TFG\Hardware v2.0\PCB\DAC.SchDoc		

Drawn By: Jesús Fuente Porta



Title		
ADC.SchDoc		
Size	Number	Revision
A4		v 0.3
Date:	22/05/2019	Sheet 2 of 3
File:	C:\TFG\Hardware v2.0\PCB\ADC.SchDoc Drawn By: Jesús Fuente Porta	



Title Power_Stage.SchDoc			
Size A4	Number		Revision v 0.3
Date:	22/05/2019	Sheet 3	of 3
File:	C:\TFG\...\Power_Stage.SchDoc	Drawn By: Jesús Fuente Porta	

[illegible]