REVISED DECEMBER 1983

Dependable Texas Instruments Quality and Reliability

description

This R-S flip-flop circuit is based on the master-slave principle. The AND gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- Enter information from AND gate inputs to master
- 3. Disable AND gate inputs
- 4. Transfer information from master to slave


The SN54L71 is characterized for operation over the full military temperature range of -55°C to 125°C.

FIRM	T101	TABL	5
E LIMIT	HUNK	IABL	ı

	INPUT	OUTF	UTS			
PRE	CLR	CLK	s	R	a	ō
L	н	х	Х	Х	н	L
н	L	×	х	х	L	H.
L	L	×	х	х	H [†]	t _H
н	н	л	L	L	Q ₀	ā ₀
н	н	л	н	L	н	L
н	н	л	L	н	1.	H
н	н	л	н	н	INDETER	MINATE


[†] This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

SN64L71 . . . J PACKAGE (TOP VIEW)



NC - No internal connection


logic symbol



Pin numbers shown are for J packages.


positive logic

TL DEVICES



schematics of input and outputs

3



TTL DEVICES

TYPE SN54L71 AND-GATED R-S MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage	5.5 V
Operating free-air temperature	– 55°C to 125°C
Storage temperature range	

NOTE 1: Voltage valves are with respect to network ground terminal.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
v_{IH}	High-level input voltage		2			v
VIL	Low-level input voltage	Clock input			0.6	T
,,,_	Low rever input vortage	All other inputs	T		0.7	\ \
Іон	High-level output current	,			- 0.1	mA
loL	Law-level output current				2	mA
tw Pulse dur	Pulse duration	CLK high or low	200			†
·w	Tallo daration	PRE or CLR low				ns
t _{su}	Setup time before CLK †		0			ns
th	Hold time-data after CLK ↓		0			ns
TA	Operating free-air temperature		- 55		125	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TES	T CONDITIONS	t	MIN	TYP‡	MAX	UNIT
Vон		V _{CC} = MIN,	V _{IH} = 2 V,	VIL = MAX,	i _{OH} = - 0.1 mA	2.4	3.3		V
VOL		V _{CC} = MIN,	V _{IH} = 2 V,	VIL = MAX,	I _{OL} = 2 mA		0.15	0.3	V
ij	R or S All other	V _{CC} = MAX,	V ₁ = 5.5 V					0.1	mA
I _{IH}	R or S PRE or CLR	V _{CC} = MAX.	V ₁ = 2.4 V					10	μА
	CLK							- 0.2	mA
ήL	R or S All other	V _{CC} = MAX,	V ₁ = 0.3 V					0.18 0.36	mA
los		V _{CC} = MAX				- 3		- 15	mA
Icc		V _{CC} = MAX,	See Note 2				0.76	1,44	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	MIN	TYP	MAX	UNIT	
fmax					2.5	3		MHz
^t PLH	PRE or CLR	Q or Q				35	75	ns
tPHL	PRE or CLR (CLK high)	Q or Q		C. = 50 oF		60	150	
	PRE or CLR (CLK low)					200	ns	
[†] PLH	CLK	Q or $\overline{\Omega}$			10	35	75	
^t PHL] ""	25/0			10	60	150	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.