## SN54192, SN54193, SN54LS192, SN54LS193, SN74192, SN74193, SN74LS192, SN74LS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

SDLS074 - DECEMBER 1972 - REVISED MARCH 1988

- Cascading Circuitry Provided Internally
- Synchronous Operation
- Individual Preset to Each Flip-Flop
- Fully Independent Clear Input

TYPES	TYPICAL MAXIMUM	TYPICAL
	COUNT FREQUENCY	POWER DISSIPATION
192,193	32 MHz	325 mW

'LS192,'LS193

32 MHz 32 MHz 325 mW 95 mW

#### description


These monolithic circuits are synchronous reversible (up/down) counters having a complexity of 55 equivalent gates. The '192 and 'LS192 circuits are BCD counters and the '193 and 'LS193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high.


All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data inputs independently of the count pulses. This feature

SN54192, SN54193, SN54LS192, SN54LS193 . . . J OR W PACKAGE SN74192, SN74193 . . . N PACKAGE SN74LS192, SN74LS193 . . . D OR N PACKAGE

(TOP VIEW)



SN54LS192, SN54LS193 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements. This reduces the number of clock drivers, etc., required for long words.

These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up- and down-counting functions. The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count-up input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs respectively of the succeeding counter.


#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54'	SN54LS'	SN74'	SN74LS'	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)	7	7	7	7	V
Input voltage	5.5	7	5.5	7	V
Operating free-air temperature range	- 55	to 125	0	to 70	°C
Storage temperature range	-65	to 150	- 65	to 150	°C

NOTE 1: Voltage values are with respect to network ground terminal.




## logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.




## logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.




## logic symbols†








 $^\dagger$ These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

## schematics of inputs and outputs












## '192, 'LS192 DECADE COUNTERS

## typical clear, load, and count sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Load (preset) to BCD seven.
- 3. Count up to eight, nine, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.




## '193, 'LS193 BINARY COUNTERS

## typical clear, load, and count sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero.
- 2. Load (preset) to binary thirteen.
- 3. Count up to fourteen, fifteen, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.



NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.



#### recommended operating conditions

			1	SN5419 SN5419		SN74192 SN74193			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
Гон	High-level output current				-0.4			-0.4	mA
loL	Low-level output current				16		_	16	mA
fclock	Clock frequency		0		25	0		25	MHz
tw	Width of any input pulse		20			20			ns
t <sub>su</sub>	Data setup time, (see Figure 1)		20			20			ns
		Data, high or low	0	-		0			
th	Hold time	LOAD	3			3			ns
TA	Operating free-air temperature		-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>†</sup>		SN5419 SN5419		l .	SN7419 SN7419		UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage				8.0			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5			-1.5	V
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -0.4 mA	2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	v
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40			40	μА
liL.	Low-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	-20		-65	-18		-65	mA
Icc	Supply current	V <sub>CC</sub> = MAX, See Note 2		65	89		65	102	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  $^{\ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: I<sub>CC</sub> is measured with all outputs open, clear and load inputs grounded, and all other inputs at 4.5 V.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

PARAMETER¶	FROM INPUT	TO OUTPUT	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				25	32		MHz
<sup>t</sup> PLH	110	CO	7		17	26	
<sup>†</sup> PHL	UP	CO			16	24	ns
tPLH .	DOWN	BO	CL = 15 pF,		16	24	
tPHL	DOWN	ВО	$R_L = 400 \Omega$ ,		16	24	ns
<sup>t</sup> PLH	UP OR DOWN	Q	See Figures 1 and 2		25	38	
<sup>t</sup> PHL .	T OF OR DOWN	· ·	See Figures Fand 2		31	47	ns
t <sub>PLH</sub>					27	40	
<sup>‡</sup> PHL	LOAD	Q			29	40	ns
<sup>t</sup> PHL	CLR	Q			22	35	ns

 $<sup>\</sup>P_{f_{max}} \equiv maximum \ clock \ frequency$ 

tpHL = propagation delay time, high-to-low-level output



<sup>§</sup> Not more than one output should be shorted at a time.

tpLH = propagation delay time, low-to-high-level output

# SN54LS192, SN54LS193, SN74LS192, SN74LS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

SDLS074 - DECEMBER 1972 - REVISED MARCH 1988

## recommended operating conditions

			N54LS19 N54LS19		12 12	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	. 5	5.5	4.75	5	5.25	V
ЮН	High-level output current			-400			-400	μΑ
loL	Low-level output current			4			8	mA
fclock	Clock frequency	0		25	0		25	MHz
tw	Width of any input pulse	20	***************************************		20			ns
	Clear inactive-state setup time	15			15			ns
t <sub>su</sub>	Load inactive-state setup time	15			15			ns
	Data setup time (see Figure 1)	20			20			ns
th	Data hold time	5			5			ns
TA	Operating free-air temperature range	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>†</sup>				N54LS1 N54LS1		<b>\$</b>   \$	UNIT		
L			٠.		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	٧
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V, , I <sub>OH</sub> = -400 μΑ		2.5	3.4		2.7	3.4		V
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 4 mA		0.25	0.4		0.15 0.35	0.4 0.5	٧
IJ	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V; = 7 V				0.1			0.1	(mA
ΉΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				20			20	μА
ηL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
Icc	Supply current	V <sub>CC</sub> = MAX,	See Note 2			19	∤34		19	-34	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. ‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ} \text{C}$ .

NOTE 2: I<sub>CC</sub> is measured with all outputs open, clear and load inputs grounded, and all other inputs at 4.5 V.


## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM INPUT	TO OUTPU <b>T</b>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				25	32		MHz
<sup>t</sup> PLH	UP	CO			17	26	ns
tPHL	] Ur				18	24	113
<sup>t</sup> PLH	DOWN	BO	C <sub>L</sub> = 15 pF,		16	24	ns
tPHL	DOWN	во	$R_L = 2 k\Omega$ ,		15	24	113
<sup>t</sup> PLH	UR OR ROWN	Q	See Figures 1 and 2		27	38	
tPHL	UP OR DOWN	u	See Figures Fand 2		30	47	ns
<sup>t</sup> PLH	1040				24	40	
t <sub>PHL</sub>	LOAD	Q			25	40	ns
tPHL	CLR	Q			23	35	ns



<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT


The pulse generators have the following characteristics: Z<sub>out</sub> ≈ 50 Ω and for the data pulse generator PRR ≤ 500 kHz, duty cycle = 50%; for the load pulse generator PRR is two times data PRR, duty cycle = 50% Ä NOTES:

- C<sub>L</sub> includes probe and jig capacitance. Diodes are 1N3064 or equivalent.
- $t_r$  and  $t_f \le 7$  ns. <u>க</u>் ப் ப் ய
- Vref is 1.5 V for '192 and '193, 1.3 V for 'LS192 and 'LS193.

FIGURE 1A - CLEAR, SETUP AND LOAD TIMES



## PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** 

NOTES: A. The pulse generators have the following characteristics: Z<sub>out</sub> ≈ 50 Ω and for the data pulse generator PRR ≤ 500 kHz, duty cycle = 50%; for the load pulse generator PRR is two times data PRR, duty cycle = 50%


- CL includes probe and jig capacitance.
  - Diodes are 1N3064 or equivalent.
- V<sub>ref</sub> is 1.5 V for '192 and '193, 1.3 V for 'LS192 and 'LS193. 見らり見

FIGURE 18 - CLEAR, SETUP, AND LOAD TIMES



SDLS074 - DECEMBER 1972 - REVISED MARCH 1988

#### PARAMETER MEASUREMENT INFORMATION



#### **TEST CIRCUIT**


NOTES: A. The pulse generators have the following characteristics: PRR  $\approx$  1 MHz,  $Z_{out}$   $\approx$  50  $\Omega$ , duty cycle = 50%.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. Diodes are 1N3064 or equivalent.
- D. Cout-up and dount-down pulse shown are for the '193 and 'LS193 binary counters. Count cycle for '192 and 'LS192 decade counters is 1 through 10.
- E. Waveforms for outputs  $Q_A$ ,  $Q_B$ , and  $Q_C$  are omitted to simplify the drawing.
- F.  $t_r$  and  $t_f \le 7$  ns.
- G.  $V_{ref}$  is 1.5 V for '192 and '193, 1.3 V for 'LS192 and 'LS193.

#### FIGURE 2A - PROPAGATION DELAY TIMES



#### PARAMETER MEASUREMENT INFORMATION



#### **VOLTAGE WAVEFORMS**

NOTES: A. The pulse generators have the following characteristics: PRR  $\approx$  1 MHz,  $Z_{out}$   $\approx$  50  $\Omega$ , duty cycle = 50%.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. Diodes are 1N3064 or equivalent.
- D. Cout-up and dount-down pulse shown are for the '193 and 'LS193 binary counters. Count cycle for '192 and 'LS192 decade counters is 1 through 10.
- E. Waveforms for outputs  $Q_A$ ,  $Q_B$ , and  $Q_C$  are omitted to simplify the drawing.
- F.  $t_r$  and  $t_f \le 7$  ns.
- G.  $V_{ref}$  is 1.5 V for '192 and '193, 1.3 V for 'LS192 and 'LS193.

#### FIGURE 2B - PROPAGATION DELAY TIMES



1-May-2025

www.ti.com

## **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9558401QEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558401QE A SNJ54192J
5962-9558401QFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558401QF A SNJ54192W
5962-9558401QFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558401QF A SNJ54192W
76006012A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	76006012A SNJ54LS 193FK
76006012A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	76006012A SNJ54LS 193FK
7600601EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7600601EA SNJ54LS193J
7600601EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7600601EA SNJ54LS193J
7600601FA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7600601FA SNJ54LS193W
7600601FA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7600601FA SNJ54LS193W
JM38510/31508B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31508B2A
JM38510/31508B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31508B2A
JM38510/31508BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31508BEA
JM38510/31508BEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31508BEA
JM38510/31508BFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31508BFA





www.ti.com 1-May-2025

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
JM38510/31508BFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31508BFA
JM38510/31508SFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31508SFA
JM38510/31508SFA	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 31508SFA
SN54192J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54192J
SN54192J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54192J
SN54LS193J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS193J
SN54LS193J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS193J
SN74LS193D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	0 to 70	LS193
SN74LS193D	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	0 to 70	LS193
SN74LS193DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS193
SN74LS193DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS193
SN74LS193N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS193N
SN74LS193N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS193N
SN74LS193NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS193
SN74LS193NSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS193
SNJ54192J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558401QE A SNJ54192J
SNJ54192J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558401QE A SNJ54192J
SNJ54192W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558401QF A SNJ54192W
SNJ54192W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9558401QF A SNJ54192W
SNJ54LS193FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	76006012A SNJ54LS 193FK



www.ti.com 1-May-2025

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SNJ54LS193FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	76006012A SNJ54LS 193FK
SNJ54LS193J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7600601EA SNJ54LS193J
SNJ54LS193J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7600601EA SNJ54LS193J
SNJ54LS193W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7600601FA SNJ54LS193W
SNJ54LS193W	Active	Production	CFP (W)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7600601FA SNJ54LS193W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS193, SN54LS193-SP, SN74LS193:

● Catalog : SN74LS193, SN54LS193

• Military : SN54LS193

• Space : SN54LS193-SP

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS193DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS193NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS193NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com 7-Dec-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing Pi		SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LS193DR	SOIC	D	16	2500	340.5	336.1	32.0	
SN74LS193NSR	SOP	NS	16	2000	356.0	356.0	35.0	
SN74LS193NSR	SOP	NS	16	2000	356.0	356.0	35.0	



www.ti.com 7-Dec-2024

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9558401QFA	W	CFP	16	25	506.98	26.16	6220	NA
76006012A	FK	LCCC	20	55	506.98	12.06	2030	NA
76006012A	FK	LCCC	20	55	506.98	12.06	2030	NA
7600601FA	W	CFP	16	25	506.98	26.16	6220	NA
7600601FA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/31508B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/31508B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/31508BFA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/31508BFA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/31508SFA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/31508SFA	W	CFP	16	25	506.98	26.16	6220	NA
M38510/31508B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/31508B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/31508BFA	W	CFP	16	25	506.98	26.16	6220	NA
M38510/31508BFA	W	CFP	16	25	506.98	26.16	6220	NA
M38510/31508SFA	W	CFP	16	25	506.98	26.16	6220	NA
M38510/31508SFA	W	CFP	16	25	506.98	26.16	6220	NA
SN74LS193N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS193N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS193N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS193N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS193NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS193NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS193NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS193NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54192W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54192W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS193FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS193FK	FK	LCCC	20	55	506.98	12.06	2030	NA



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SNJ54LS193W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS193W	W	CFP	16	25	506.98	26.16	6220	NA



SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



## NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated