

Deliverables Lesson 6

Ingeniería Informátic

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3

Deliverable 6.3 Exercise 1 Deliverable 6.3

Exercise 2
Deliverable 6.3
Exercise 3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5

Exercise 1 Deliverable 6.5

Exercise 2

Deliverable 6.5 Exercise 3

# Deliverables Lesson 6

Sistemas Operativos

Grado en Ingeniería Informática

Departamento de Ingeniería Informática

Universidad de Cádiz

### Deliverable 6.1

Deliverables Lesson 6

Grado er Ingeniería Informátic

Deliverable 6

Deliverable 6.2

Deliverable 6.3

Deliverable 6.3

Exercise 1

Deliverable 6.3

Exercise 2

Deliverable 6.3

Exercise 3

Deliverable 6.4

Deliverable 6.5 Deliverable 6.5 Exercise 1

Deliverable 6.5 Exercise 2 Deliverable 6.5 Exercise 3 Consider a system with a physical memory of 512 MiB. The operating system occupies 512 KiB. Which will be the maximum size of a process in each of the following types of memory allocation schemes?

- A fixed partitioning system where all partitions have the same size: 256 KiB.
- A dynamic partitioning system.
- A buddy system with a minimum partition size of 64 KiB.
- A virtual memory system with 32-bit logical addresses.



### Deliverable 6.1 Solution

Deliverables Lesson 6

Grado en Ingeniería Informática

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3
Deliverable 6.3
Exercise 1
Deliverable 6.3
Exercise 2
Deliverable 6.3
Exercise 3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5

Exercise 1

Deliverable 6.5

Exercise 2

Deliverable 6.5

Evercise 3

• The size of the partition limits the size of the process. Thus, the maximum size of the process is 256 KiB.

- The operating system occupies 512 KiB, therefore we have (512 MiB 512 KiB) available for processes. This is the maximum size of a process.
- To allocate memory to the operating system, the partition of 512 MiB will be divided in two partitions of 256 MiB. One of these will be subdivided until a partition of 512 KiB for hosting the operating system. The other partition could be allocated to a process. Therefore the maximum size of a process is 256 MiB.
- The size of the process depends on the logical address, so that the maximum size is 2<sup>32</sup> bytes.

### Deliverable 6.2

Deliverables Lesson 6

Grado en Ingeniería Informátic

Deliverable 6.1

Deliverable 6

Deliverable 6.3

Deliverable 6.3

Exercise 1

Deliverable 6.3

Exercise 2

Deliverable 6.3

Exercise 3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5

Exercise 1

Deliverable 6.5

Exercise 2

Deliverable 6.5

Consider a paged virtual memory system with 32 bits logical addresses and a physical memory of 1 GiB. The page size is 8 KiB and page table and frame table entry sizes are 64 bits. Calculate:

- The maximum size of a process in this system.
- The size of the page table.
- The size of the frame table.
- When we have 10 active processes in the system, how many page tables are there in the system? And how many frame tables?

### Deliverable 6.2 Solution

Deliverables Lesson 6

Grado en Ingeniería Informática

Deliverable 6.1

Deliverable 6.

Deliverable 6.3

Deliverable 6.3

Exercise 1

Deliverable 6.3

Exercise 2

Deliverable 6.3

Exercise 3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5

Exercise 1

Deliverable 6.5

Exercise 2

Deliverable 6.5

Evercise 3

#### Physical memory = 1 GiB, Page size = 8 KiB

- Process max. size = Logical Address Space
   Process max. size = 2<sup>32</sup> B = 4 GiB
- 2 Page Table Size = Max. number pages of process  $\times$  Entry Size PT

Max. number pages of process = Process max. size / Page Size Max. number pages of process =  $2^{32}$  B /  $2^{13}$  B =  $2^{19}$  pages PT Size =  $2^{19} \times 2^3$  B =  $2^{22}$  B

Frame Table Size = Number of physical memory frames × Entry FT Size

Number of physical memory frames = Physical Memory / Frame Size

Number of physical memory frames =  $2^{30}$  B /  $2^{13}$  B =  $2^{17}$  frames Frame Table Sizes =  $2^{17} \times 2^3$  B =  $2^{20}$  B = 1 MiB

10 frame tables, one per process. Only one frame table.

### Deliverable 6.3 Exercise 1

Deliverables Lesson 6

Ingeniería Informátic

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3
Exercise 1
Deliverable 6.3

Exercise 2 Deliverable 6.3 Exercise 3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5

Exercise 1

Deliverable 6.5

Deliverable 6.5

#### Bit maps

Consider a system with 8GiB of main memory where the size of the asignation unit is 8 KiB. The free-space management is made through a bit map. Calculate the size of the bit map.

### Deliverable 6.3 Exercise 1 Solution

Deliverables Lesson 6

Grado er Ingeniería Informátic

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3

Deliverable 6.3

Exercise 1

Exercise 2
Deliverable 6.3
Exercise 3

Exercise 3

Deliverable 6.4

Deliverable 6.5
Deliverable 6.5
Exercise 1

Deliverable 6.5 Exercise 2

Deliverable 6.5

#### Bit maps

Consider a system with 8GiB of main memory and the size of the asignation unit is 8 KiB. The free-space management is made through a bit map. Calculate the size of the bit map.

No. bits in the bit map = Main memory size / Asignation unit size

No. bits in the bit map = 8 GiB / 8 KiB =

 $2^3 \times 2^{30} B / 2^3 \times 2^{10} B = 2^{20}$ 

Bit map size =  $2^{20}$  bits /  $2^{3}$  bits/B =  $2^{17}$  B = 128 KiB

### Deliverable 6.3 Exercise 2

Deliverables Lesson 6

Ingeniería Informática

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3

Exercise 1
Deliverable 6.3

Deliverable 6.3 Exercise 2

Exercise 3

Deliverable 6.4

20111010000

Deliverable 6.5

Deliverable 6.5

Exercise 1

Deliverable 6.5 Exercise 2

Deliverable 6.5

#### Paged virtual memory

A virtual memory system has the followings characteristics:

Logical addresses: 64 bitsPhysical addresses: 30 bits

Friysicai addresses. 30 bit

Page size: 4 KiB

Entry page-table size: 32 bits

Entry frame-table size: 32 bits

Answer these questions:

Physical memory size.

Size of the logical address space.

Frame table size.

Page table size.

#### Deliverable 6.3 Exercise 2 Solution

Deliverables Lesson 6

Grado en Ingeniería Informática

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3

Exercise 1
Deliverable 6.3

Exercise 2

Exercise 3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5
Exercise 1
Deliverable 6.5

Exercise 2
Deliverable 6.5
Exercise 3

#### A paged virtual memory system:

- Logical addresses: 64 bits
- Physical addresses: 30 bits
- Page size: 4 KiB
- Entry page-table size: 32 bits
- Entry frame-table size: 32 bits
- Physical memory size.

Physical address = 30 bits  $\longrightarrow$  Physical memory =  $2^{30}$  B = 1 GiB

- Size of the logical address space. Logical address = 64 bits → Logical address space = 2<sup>64</sup> B
- Frame table size.

Frame Table size = No. frames × Entry FT size No. Frames = Physical memory / Frame size

Frame Table size =  $(2^{30} \text{ B} / 4 \text{ KiB}) \times 4 \text{ B} = (2^{30} \text{ B} / 2^{12} \text{ B}) \times 2^2 \text{ B} = 2^{20} \text{ B}$ 

Page table size.

Page table size = No. pages  $\times$  Entry PT size No. pages = Virtual address space / Page size No. pages =  $2^{64}$  B / 4 KiB =  $2^{64}$  B /  $2^{12}$  B =  $2^{52}$ Page table size =  $2^{52}$   $\times$   $2^{2}$  B =  $2^{54}$  B



### Deliverable 6.3 Exercise 3

Deliverables Lesson 6

Grado en Ingeniería Informática

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3
Exercise 1
Deliverable 6.3
Exercise 2
Deliverable 6.3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5

Exercise 1

Deliverable 6.5

Exercise 2

Deliverable 6.5

Evercise 3

#### Format of memory addresses

- Consider a paged virtual memory system with 32 bits logical address and a physical memory of 1 MiB. The page size is 2 KiB. Calculate:
  - Logical address format, expressing the size (in bits) of each element.
  - Physical address format, expressing the size (in bits) of each element.
- Onsider a segmented virtual memory system with 32 bits logical addresses and where the maximum size of segment is 16 KiB. Calculate the logical address format, expressing the size (in bits) of each element.

### Deliverable 6.3 Exercise 3 - Solution

Deliverables Lesson 6

Grado en Ingeniería Informática

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3

Deliverable 6.3

Exercise 1

Deliverable 6.3

Exercise 2

Deliverable 6.4

Deliverable 6.5
Deliverable 6.5
Exercise 1

Deliverable 6.5 Exercise 2 Deliverable 6.5 Exercise 3 Logical Address Size = 32 bits, Physical Memory = 1 MiB, Page Size = 2KiB

- Logical Address Format: p d If Page Size = 2 KiB = 2<sup>11</sup> B → d = 11 bits If Logical Adress Size = p + d = 32 bits → p = 21 bits
- Physical Address Format: m d (11 bits)
  If Physical Memory = 1 MiB = 2<sup>20</sup> B → Physical Address Size = 20 bits
  If Physical Address Size = m + d = 20 bits → m = 9 bits

Logical Address Size = 32 bits, Maximum Segment Size = 8 KiB

Logical Address Format: s d

If Maximum Segment Size = 16 KiB =  $2^{14}$  B  $\longrightarrow$  d = 14 bits If Logical Address = s + d = 32 bits  $\longrightarrow s = 18$  bits

## Deliverable 6.4

Deliverables Lesson 6

Ingeniería Informátic

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3

Deliverable 6.3

Exercise 1

Deliverable 6.3

Exercise 2

Deliverable 6.3

Exercise 3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5

Exercise 1

Deliverable 6.5 Exercise 2 Deliverable 6.5 Exercise 3 Consider a paged virtual memory system where:

Logical address size: 32 bits

• Page size: 4 KiB

Page Table entry size: 32 bits

The system uses two-level page tables. Determine the format of logical addresses specifing the size (in bits) of each component.

### Deliverable 6.4 - Solution

Logical Address Format: 10

Deliverables Lesson 6

Grado er Ingeniería Informátic

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3
Exercise 1
Deliverable 6.3
Exercise 2
Deliverable 6.3

Exercise 3

Deliverable 6.4

\_ .. ...

Deliverable 6.5

Deliverable 6.5

Exercise 1

Deliverable 6.5 Exercise 2

Deliverable 6.5

Logical Address Format: p1 p2 dLogical Address Size = p1 + p2 + dPage Size = 4 KiB = p1 p2 + dPage Size = 4 KiB = p1 p2 p2Entries in a Page Table = Page Size / Entry Size Entries in a Page Table = p1 p2 p2Entries in a Page Table = p1 p2 p2

10

12

#### Deliverable 6.5 Exercise 1

Deliverables Lesson 6

Ingeniería Informátic

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3

Deliverable 6.3

Exercise 1

Deliverable 6.3

Exercise 2

Deliverable 6.3 Exercise 3

Deliverable 6.5

Exercise 1

Exercise 2

Deliverable 6.5

Exercise 3

#### Multilevel page tables

Consider a virtual memory system which uses two-level page tables:

Logical address size: 32 bits

Page size: 8 KiB

Page table entry size: 32 bits

Calculate logical address format considering second level page tables don't show internal fragmentation.



### Deliverable 6.5 Exercise 1 - Solution

Deliverables Lesson 6

Grado en Ingeniería Informática

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3

Deliverable 6.3

Exercise 1

Deliverable 6.3

Exercise 2

Exercise 3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5

Deliverable 6.5 Exercise 2 Deliverable 6.5 Exercise 3

#### Multilevel page tables

Consider a virtual memory system which uses two-level page tables:

Logical address size: 32 bits

Page size: 8 KiB

Page table entry size: 32 bits

Calculate logical address format considering second level page tables don't show internal fragmentation.

• Page size = 8 KiB = 2<sup>13</sup> B, then **d=13 bits** 

•  $p1 + p2 + d = 32 \longrightarrow p1 + p2 = 32 - 13 = 19$  bits

 No. entries in a PT = Page size / Entry PT size = 2<sup>13</sup> B /4 B = 2<sup>11</sup> entries

• p1  $\leq$  11 bits and p2  $\leq$  11 bits

 If second level page tables don't show internal fragmentation, then the component p2 = 11 bits

• Therefore p1 =  $19 - p2 \longrightarrow p1 = 8$  bits



### Deliverable 6.5 Exercise 2

Deliverables Lesson 6

Grado en Ingeniería Informática

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3
Exercise 1
Deliverable 6.3
Exercise 2

Deliverable 6.3 Exercise 3 Deliverable 6.4

Deliverable 6.5
Deliverable 6.5
Exercise 1

Deliverable 6. Exercise 2

Deliverable 6.5

#### Multilevel page tables

Consider a paged virtual memory system which uses three-level page tables:

Logical addresses: 32 bits

Physical addresses: 24 bits

Page size: 2 KiB

• Page table entry size: 32 bits

#### Calculate:

Number of bits for offset.

Maximum number of entries in a page table.

3 Maximum number of bits for each pagination component.

 Logical address format considering first and second level page tables don't show internal fragmentation.

Internal fragmentation in this system.

### Deliverable 6.5 Exercise 2 - Solution

Deliverables Lesson 6

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3 Deliverable 6.3 Exercise 1 Deliverable 6.3 Exercise 2 Deliverable 6.3 Exercise 3

Deliverable 6.4

Deliverable 6.5 Deliverable 6.5 Exercise 1

Deliverable 6.5 Evercise 3

Logical address = 32 bits, Physical address = 24 bits, Page size = 2 KiB, PT Entry = 32 bits, three-level PT

- Page size = 2 KiB =  $2^{11}$  B  $\longrightarrow$  d = 11 bits
- The size of all page tables is one page, then No. entries in a PT = Page Size / PT entry size = 2 KiB / 32 bits  $= 2^{11} B / 4 B = 2^{9}$  entries
- To address 2<sup>9</sup> entries we need 9 bits.
- If first and second level page tables don't show internal fragmentation,  $\longrightarrow$  the components p1 = p2 = 9 bits. The logical address is:

$$p3 = (32 - p1 - p2 - d)$$
 bits = 3 bits

### Deliverable 6.5 Exercise 2 - Solution

Deliverables Lesson 6

Grado en Ingeniería Informática

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3
Exercise 1
Deliverable 6.3
Exercise 2
Deliverable 6.3

Exercise 3

Deliverable 6.4

Deliverable 6.5 Deliverable 6.5 Exercise 1

Deliverable 6. Exercise 2

Deliverable 6.5 Exercise 3

```
Logical address = 32 bits, Physical address = 24 bits, Page size = 2 KiB, PT Entry = 32 bits, three-level PT
```

Internal Fragmentation = Intern. Frag. 1-level PT + Intern. Frag. 2-level PT + Intern. Frag. 3-level PT Internal Frag. N-level = No. N-level PT × Internal Frag. N-level PT Internal Frag. N-level PT = Page Size -  $2^{pN} \times$  PT entry size No. N-level PT =  $2^{p1} \times 2^{p2} \times \cdots \times 2^{p(N-1)}$ Therefore, in this system: Intern. Frag. 1-level PT = Intern. Frag. 2-level PT = 0 No. 3-level PT =  $2^9 \times 2^9 = 2^{18}$  PT Int. Frag. 3-level PT =  $2^{11}$  B -  $(2^{3}$  entries  $\times$  4 B/entry) =  $2^{11} B - 2^{5} B = 2016 B$ Total Fragmentation =  $2^{18}$  TP  $\times$  2016 B = 528.482.304 B

#### Deliverable 6.5 Exercise 3

Deliverables Lesson 6

Ingeniería Informátic

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3

Deliverable 6.3

Exercise 1

Deliverable 6.3

Exercise 2

Deliverable 6.3 Exercise 3

Deliverable 6.5
Deliverable 6.5
Exercise 1

Deliverable 6.5 Exercise 2 Inverted page table

- Consider a paged virtual memory system which uses inverted page table:
  - Logical addresses = 32 bits
  - Physical addresses = 24 bits
  - Page size = 2 KiB
  - Page table entry size = 32 bits
  - Calculate the size of inverted page table.
  - 2 How many inverted page tables are there?

### Deliverable 6.5 Exercise 3 - Solution

Deliverables Lesson 6

Grado en Ingeniería Informática

Deliverable 6.1

Deliverable 6.2

Deliverable 6.3
Exercise 1
Deliverable 6.3
Exercise 2
Deliverable 6.3

Exercise 3

Deliverable 6.4

Deliverable 6.5

Deliverable 6.5

Exercise 1

Deliverable 6.5

Exercise 2

```
Logical address = 32 bits, Physical address = 24 bits, Page size= 2 KiB, PT entry size = 32 bits, inverted PT
```

Physical address format | m | d (11 bits) 24 bits = m + dm = (24 - 11) bits = 13 bitsInverted PT Size =  $2^m$  entries  $\times$  PT Entry Size Inverted PT Size =  $2^{13}$  entries  $\times$  4 B/entry =  $2^{15}B = 32$  KiB Another way to obtain the solution: Physical address = 24 bits  $\Longrightarrow$  Physical Memory =  $2^{24}$  B No. frames = Physical Memory / Frame size No. frames =  $2^{24}$  B / 2 KiB =  $2^{24}$  B /  $2^{11}$  B =  $2^{13}$  frames Inverted PT size = No. frames  $\times$  TP entry size Inverted PT size =  $2^{13}$  frames  $\times$   $2^2$  B =  $2^{15}$ B = 32 KiB

Only one inverted page table is needed in the system.