Implemented in VHDL
Switch branches/tags
Nothing to show
Clone or download
Latest commit d1dbeb6 Jun 1, 2018
Permalink
Failed to load latest commit information.
Code
Notes
Programs
.gitignore
LICENSE
README.md

README.md

A VHDL implementation of the CPU designed by Ben Eater in this Youtube playlist.

Slight modifications have been made to allow for IO interfacing. This includes the addition of a UART transmitter.

The code is synthesizable and does not rely on vendor specific IP cores.

Copyright (c) 2017 jk-quantized. See LICENSE.