
Report


- (a) The cycle time used in cache_syn.sdc: 10ns
 - The gate-level pass cycle time for **cache_dm_syn.v**: 10ns
 The gate-level pass cycle time for **cache_2way_syn.v**: 10ns
- (b) Placement of cache




For 2way-associated cache, if a miss occur(memory allocation is needed), I will choose the replaced block as "less recently accessed". If a block is just replaced by the block from lower memory, it will be marked as "recently used" and the other block in the same index will be marked as "less recently used".

(c) Read/Write policy

I choose write-back as memory allocation, picture below is the block diagram of write-back method I use.



(d) FSM(with write buffer)



(e) Performance Evaluation

Direct-mapped(without write buffer)

Read miss rate: 1280 / 2048 = 62.5%

Write miss rate : 256 / 1024 = 25%

Write back (dirty) rate: 256 / 3072 = 8.33%

Execution cycles: 12031 Stalled cycles: 8960

2way-associated(without write buffer)

Read miss rate : 512 / 2048 = 25%

Write miss rate: 256 / 1024 = 25%

Write back (dirty) rate : 256 / 3072 = 8.33%

Execution cycles: 8191 Stalled cycles: 5120

(f) Compare

From (e), we can see that the most significant difference between two designs is "Read miss rate", which is much higher in direct-mapped cache design. The reason is in the **last part of processor read**, whose input address pattern is $0 -> 32 -> 1 -> 33 -> 2 -> 34 \dots 991 -> 1023$.

For direct-mapped cache, memory of address 32 will erase memory of address 0 since they possess the same index and 1 must erase 32 for the same reason because each entry has the capacity of only one block, so it has to allocate memory on every read operation.

On the other hand, every entry of 2way-associated cache has cacpacity of 2 blocks, so memory allocation only occurs at 0, 32, 4, 36, which is **four times smaller** than that of direct-mapped.

Additional features(Bonus)

1. Write buffer

In order to decrease the processor stall on writing the dirty memory back to lower level memory, I make a 1-entry write buffer in both direct-mapped and 2way-associated cache. When a dirty block must be written back to memory, It will first check whether the write buffer is empty. If so, It will put the dirty block and its address in the buffer and proceed directly to fetch new block from memory. After that, the data in write buffer can write the data to memory without stalling due to memory write back. In short, the design only have to stall on writing if the write buffer is not empty.

Below is the improvement in total time(RTL simulation)

Without write buffer

Direct-mapped

```
Processor: Read initial data from memory.

Done correctly so far! ^_^

Processor: Write new data to memory.

Finish writing!

Processor: Read new data from memory.

Done correctly so far! ^_^

==== CONGRATULATIONS! Pass cache read-write-read test. ====

Finished all operations at: 120405 ns

Exit testbench simulation at: 120505 ns
```

2-way associated

```
Processor: Read initial data from memory.
Done correctly so far! ^_^

Processor: Write new data to memory.
Finish writing!

Processor: Read new data from memory.
Done correctly so far! ^_^

==== CONGRATULATIONS! Pass cache read-write-read test. ====

Finished all operations at: 82005 ns
Exit testbench simulation at: 82105 ns
```

With write buffer

Direct-mapped

```
Processor: Read initial data from memory.

Done correctly so far! ^_^

Processor: Write new data to memory.

Finish writing!

Processor: Read new data from memory.

Done correctly so far! ^_

==== CONGRATULATIONS! Pass cache read-write-read test. ====

Finished all operations at: 110415 ns

Exit testbench simulation at: 110515 ns
```

2-way associated

```
Processor: Read initial data from memory.

Done correctly so far! ^_^

Processor: Write new data to memory.

Finish writing!

Processor: Read new data from memory.

Done correctly so far! ^_^

==== CONGRATULATIONS! Pass cache read-write-read test. ====

Finished all operations at: 71975 ns

Exit testbench simulation at: 72075 ns
```

The time save is about **10000ns**, **1000 clock cycle**. Since the testbench in this homework does not produce many "dirty" blocks (only 256 operations induce write-back), there is few needs of writing back. Therefore the timing improvement is not so clear. But I think if the memory access is more random, the improvement will be significantly greater than this amount!!

The additional area cost to implement write buffer

Without write buffer

Direct-mapped

Number of ports: Number of nets: Number of cells: Number of combinational cells: Number of sequential cells: Number of macros/black boxes: Number of but/inv: Number of references:	386 6683 6487 5053 1434 0 1210
Combinational area: Buf/Inv area: Noncombinational area: Macro/Black Box area: Net Interconnect area: Total cell area: Total area:	44943.756602 8074.531772 38522.493591 0.000000 911404.640839 83466.250193 994870.891032

2way-associated

Number of ports: Number of nets: Number of cells: Number of combinational cells: Number of sequential cells: Number of macros/black boxes: Number of buf/inv: Number of references:	386 7184 6988 5546 1442 0 1165 58
Combinational area: Buf/Inv area: Noncombinational area: Macro/Black Box area: Net Interconnect area:	53894.146139 8760.281388 37366.564274 0.000000 1057145.351288
Total cell area: Total area:	91260.710413

With write buffer

Direct-mapped

Number of ports:	386
Number of nets:	7000
Number of cells:	6805
Number of combinational cells:	5216
Number of sequential cells:	1589
Number of macros/black boxes:	Θ
Number of buf/inv:	1205
Number of references:	52
Combinational area:	46401.823090
Buf/Inv area:	7867.448898
Noncombinational area:	41374.125721
Macro/Black Box area:	0.000000
Net Interconnect area:	950978.181793
Total cell area:	87775.948811
Total area:	1038754.130604

2way-associated

Number of ports: Number of nets: Number of cells: Number of combinational cells: Number of sequential cells: Number of macros/black boxes: Number of buf/inv: Number of references:	386 8020 7823 6222 1601 0 1625
Combinational area:	58288.714782
Buf/Inv area:	10469.563187
Noncombinational area:	41414.863340
Macro/Black Box area:	0.000000
Net Interconnect area:	1151179.158203
Total cell area:	99703.578122
Total area:	1250882.736325