


# EE 435 Lab 3 Spring 2024

Jonathan Hess and Grant Nordling

GitHub Page

## Current-Mirror Operational Amplifier Design

The current mirror op amp is shown below. This can be used as a standard operational amplifier in a feedback configuration though when it was introduced the primary focus was on using it in open-loop applications as an Operational Transconductance Amplifier (OTA).




### Part 1

Design this op amp in a  $0.18\mu\text{m}$  process with supply voltages of  $V_{DD}=1.5\text{V}$  and  $V_{SS}=-1.5\text{V}$ . In this design, the lengths of all devices should be  $5xL_{min}$ , the mirror gains  $M_3$  and  $M_4$  should be 10, the mirror gain  $M_9$  should be 1, the power dissipation should be  $1\text{mW}$ , and  $V_{EB}$  should be  $100\text{mV}$  for all devices.

The first step taken was to figure how the constraints affected the design.

Using the power constraint ( $P = 1\text{mW}$ ) we can constrain the current because the  $P = IV$ . Voltage is  $V_{DD} - V_{SS} = 3\text{V}$ , this means current equals  $333.33\mu\text{A}$ . Because of the current mirrors and symmetry we can find the tail current. The paths are laid out like so.




The tail current is  $\frac{(333.33\mu A)}{11} = 30.30\mu A$  and because the bias current has been constrained as well we can solve for the W/L ratio.

Using the DC operating point we can find the VTH and other process parameters.  
 $M3 = M4 = (1/10) * M5 = (1/10) * M6$   
 $M1 = M2$   
 $M7 = \text{fixed due to power}$   
 $M9 = M8$

## Part 2

Analytically determine the differential voltage gain, the BW, the GB, and the SR of this amplifier. Assume  $C_L = 20pF$

The gain, bandwidth, gain bandwidth, and slew rate can be determined by the following equations given in the lecture slides.



Where M is the value of the current mirror (10)  $C_L$  is the load capacitor, and gm1 is the gain of the m1/m2 mosfet.

This means that using our values provided so far:

$$A = \frac{10 * gm_1}{g_6 + g_8}$$

$$BW = \frac{GB}{A}$$

$$GB = 10 * \frac{gm_1}{2 * 20 pF}$$


$$SR = \frac{10 * 30.30 \mu A}{2 * 20 pF}$$

We set the width to length ratio for M1 to 100 and

### Part 3

Analytically determine the output signal swing for a common-mode input of -200mV

First step was to determine the width to length values. Lambda is the Channel length modulation parameter. This was done with a simple test bench containing one transistor.




The equations used to create find these values are as follows:

Name	Type	Details	Plot	Save	Spec
Filter	Filter	Filter			Filter
	signal	/net2	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
	expr	VT("/net2")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
ro	expr	OP("/M0" "rout")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
	signal	/net4	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
	signal (I)	/M0/D	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
	expr	OP("/M0" "gm")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
vth	expr	OP("/M0" "vth")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
id	expr	OP("/M0" "id")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
ids	expr	OP("/M0" "ids")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
Lambda	expr	(1 / (ro * ids))	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
VDS	expr	VAR("VDS")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
VGS	expr	VAR("VGS")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
M1	expr	VAR("M1")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
NonK	expr	(M1 * ((VGS - vth)**2) * (1 + (Lambda * VDS)))	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
CalcK	expr	(ids / NonK)	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
CalK2	expr	(ids / (M1 * ((VGS - vth)**2)))	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
Lambda2	expr	waveVsWave(?x getData("m0:ids" ?result "dc") ?y v("/net2" ?result "dc"))	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
PCLM	expr	OP("/M0" "plcm")	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
/M0	oppoint	/M0	<input type="checkbox"/>	<input checked="" type="checkbox"/>	
Lambda3	expr	(1 / OP("/M0" "vearly"))	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
CalK3	expr		<input checked="" type="checkbox"/>	<input type="checkbox"/>	

What is concerning is that despite having a constant VGS and accounting for VDS changes with lambda



we still see this curve in the constant K value.




## Part 4

Compare the results obtained in part 2 and part 3 with computer simulations.

Because of the model we used in the lab the simple saturation model for the transistor was not accurate. We had to edit our width to length to 8.






## Part 5

What is the 3dB bandwidth when feedback is applied to form a unity- gain buffer?


## Part 6

What is the response of the unity-gain feedback amplifier to a 100mV step input with a common-mode input of -200mV?

At first I used a sine wave with 200mv swing without unity gain.



After fixing the testbench and using a input of -200mV the graph had a unity gain



## Part 7

Determine the poles and zeros using a Spice analysis for both the open-loop and closed-loop amplifier. The feedback should provide a dc gain of +1. Plot the two dominant open-loop and closed-loop poles

