


control: AXI-Lite over GP0 (PS is master, few small register accesses)

data: HP0 (PL/DMA is master, long bursts to DDR) and AXI-Stream (DMA ↔ core)

CPU ↔ memory, clock and reset

One call to `Accel.run(x)`

1. CPU writes x into ibuf in DDR, `flush()` pushes it out of the cache
2. CPU writes CTRL.start (clears done, starts CYCLES)
3. CPU programs the DMA: S2MM (obuf, length), then MM2S (ibuf, length)
4. DMA reads ibuf over HP0 and streams it into the core, TLAST on the last beat
5. core streams results back; DMA writes obuf over HP0, stops at TLAST
6. CPU polls DMA status (`wait()`), `invalidate()`, reads obuf + CYCLES