Monash University

ELECTRICAL ENGINEERING

FINAL YEAR PROJECT (ECE4093)

Final Report

Author:

James Anastasiou

ID: 23438940

Supervisor:

Dr. David Boland

September 30, 2016

Contents

1	Sign	nificant Contribution	5							
2	Introduction									
	2.1	Purpose and Scope	6							
3	Project Description									
	3.1	Compiler Analytics	7							
		3.1.1 OCLint Modification	8							
	3.2	GPU Benchmarking	8							
		3.2.1 Benchmarks	8							
		3.2.2 CUDA	9							
4	Literature Review 10									
	4.1	Introduction	10							
	4.2	Automatic Vectorisation	10							
	4.3	Parallelism	11							
	4.4	Static Analysis	13							
	4.5	Related Work	13							
	4.6	Summary	14							
5	Parallel Computation 16									
	5.1	SIMD	16							
	5.2	Parallel Limitations	16							
	5.3	Parallel Primitives	17							
		5.3.1 Map	18							
		5.3.2 Reduce	18							
		5.3.3 Scan	19							
		5.3.4 Linear Algebra	20							
	5.4	GPU Parallelism	20							
6	Cla	ng Integration	21							
	6.1	Clang Compilation	21							
	6.2	Benefits of Clang	21							
	6.3	Integrating CAPA	22							

7	Pro	ject C	components	24			
	7.1	Static	Analyser	24			
		7.1.1	Clang Integration	24			
		7.1.2	ASTMatcher Combinator Library	25			
		7.1.3	Pattern Recognition	27			
			7.1.3.1 Matching	27			
			7.1.3.2 Callback	27			
		7.1.4	Benchmark Integration	28			
			7.1.4.1 JSON Parsing	28			
			7.1.4.2 Internal Representation	28			
		7.1.5	Reporting	29			
	7.2	Bench	marks	29			
		7.2.1	Benchmark Structure	29			
		7.2.2	Libraries Benchmarked	29			
		7.2.3	Preperation	29			
		7.2.4	Implementations	30			
			7.2.4.1 Map	30			
			7.2.4.2 Reduce	30			
			7.2.4.3 Scan (Prefix Network)	31			
			7.2.4.4 Dense Matrix Multiplication	31			
		7.2.5	Typesafe CUDA Primitives	33			
8	Cas	e Stud	$\mathbf{l}\mathbf{v}$	35			
	8.1			38			
	8.2 Matching						
		8.2.1	Match 1: Vectorisable Function Declaration				
			8.2.1.1 Match 2: Vectorisable Function Declaration	39			
		8.2.2	Match 3: Map Operation	39			
		8.2.3	Match 4: Reduce Operation	41			
		8.2.4	Match 5: Scan Operation	41			
		8.2.5	Match 6: Matrix Multiplication	42			
		8.2.6	Match 7: Vectorisable Region	44			
	8.3	Tagge	ed Regions	44			
	8.4	Report Generation					

9	Eva	luation	of Initi	al Goals	47
9.1 GPU Benchmark Development					47
		9.1.1	Requirer	nents	47
			9.1.1.1	[FR.003]	47
			9.1.1.2	[OA.001]	48
			9.1.1.3	[OA.002]	48
			9.1.1.4	[OA.003]	49
			9.1.1.5	[OA.004]	49
			9.1.1.6	[OA.005]	49
			9.1.1.7	[OA.006]	49
			9.1.1.8	Summary	50
	9.2	Algori	thm Anal	ytics Development	50
		9.2.1	Requirer	nents	51
			9.2.1.1	[FR.001]	51
			9.2.1.2	[FR.002]	51
			9.2.1.3	[FR.004]	51
			9.2.1.4	[CA.001]	52
			9.2.1.5	[CA.002]	52
			9.2.1.6	[CA.003]	52
			9.2.1.7	[CA.004]	52
			9.2.1.8	[CA.005]	53
			9.2.1.9	[CA.006]	53
			9.2.1.10	[CA.007]	53
			9.2.1.11	[CA.008]	53
	9.3	Optim	isation A	nalytics Development	54
10) Lim	itation	s and E	xtensions	5 5
	10.1	Limita	tions		55
		10.1.1	CAPA C	Over Zealously Analyses Code	55
		10.1.2	CAPA H	las Limited Capture Cases	55
		10.1.3 Static Analysis Cannot Determine Run-Time Performs			
		10.1.4	CAPA P	rovides Limited Quantitative Information	56
		10.1.5	CAPA-B	enchmarker only works on CUDA Capable Devices	56
	10.2	Extens	zione		57

10.2.1	CAPA To Capture More Patterns	57
10.2.2	CAPA Could Process C++	57
10.2.3	CAPA Could Provide FPGA Analysis	57
10.2.4	CAPA-Benchmarker Could Provide More Benchmarks	58
11 Appendix		59
11.1 Clang	AST - Case Study	60

1 Significant Contribution

- Designed and implemented a Static Analysis tool for identifying potential parallelism in sequential C code.
- Designed and implemented an AST Matcher Combinator header only library.
- Designed and implemented a CPU and GPU benchmarking suite.
- \bullet Designed and implemented a Templated Type class interface for parallel primitives in CUDA C++.

2 Introduction

2.1 Purpose and Scope

This document is the complete and final report of my final year project. It aims to provide the complete documentation of the entire project and as such it includes:

- Project Description
- Literature Review
- Introduction to Parallel Computing
- Overview of Clang Integration
- Detailed Description of Project Components
- Case Study
- Evaluation of Goals and Requirements
- Project Limitations and Possible Extension
- Appendix

3 Project Description

My final year project aimed to create a set of tools for static analytics to help determine which algorithms within a code-base may be easily parallelized. The specific intention of it is to provide users with a report describing which parts of their code-base may see a potential speed-up from redeveloping them as CUDA (GPU)[1] kernels. In order to achieve this both benchmarking and theoretical analysis was required, as well as static analysis of the C description of the algorithm itself. My final project utilised a combined strategy of static AST analysis, via a hook into the Clang compiler, as well as integration with a benchmarking suite I created that utilised real high performance libraries for both Host and Device code. The use case of this software is for developers working primarily in modelling and mathematically intensive areas, as these tend to provide significant opportunity to provide improvement. The expectation of potential users is that they will note that the report alerts them to potential speedups, and then use the performance metrics to determine whether or not to hire a specialised engineer to redesign the relevant components of their system.

3.1 Compiler Analytics

Given a C description of an algorithm, a report is to be generated, highlighting areas within the code that may see a potential speed-up based on matching to known GPU performant patterns. In order to achieve this, a static analysis methodology was invoked. Direct source code analysis is incredibly difficult, and suffers from a number of drawbacks, including the difficulty to parse C and (notoriously difficult) C++. Considering the time constraints involved it was decided that the analysis tool would hook into the Clang Libtooling library, which provides access to the Clang Abstract Syntax Tree, giving a semi-syntax invariant canvas from which to identify relevant parallel patterns.

Given the difficulty of setting up a generic build environment for the Clang tooling, I decided to fork a project named OCLint[2], a C, C++ and Obj-C static analysis tool that I had worked with earlier. This tool provides a light framework around the Clang tooling, however most importantly it provides sophisticated build scripts which work on a variety of operating systems and distributions.

3.1.1 OCLint Modification

Forking the OCLint project, which is licensed under a modified BSD license has saved significant time and effort from being wasted developing a generic build system around the Clang tooling. The OCLint software provides a direct method for interacting with the Clang AST by exposing the Clang Libtooling headers. This increased flexibility has in turn allowed for more time to be spent developing methods to identify parallel patterns within the generated AST. All changes to the OCLint software are unrelated to its original intention and design, and as such no pull requests were lodged, and no modifications I have written have moved upstream. As I have substantially re-engineered and re-purposed the OCLint software I have elected to give it a new name, the C Algorithm Parallelisation Analyser (CAPA).

3.2 GPU Benchmarking

In order to best provide theoretical performance improvements of algorithms within a codebase, an analysis of the current hardware available is significantly important. As such rather than just provide purely theoretical numbers, part of this project involved developing a simple set of GPU benchmarks which seek to show performance metrics for the identified patterns within the code analyser. This in effect means that reports generated by the analytics tool may contain specific information pertaining to the hardware available on the current build and test system. In order to achieve the best outcome, CUDA was decided on as the framework for development.

3.2.1 Benchmarks

GPUs are exceptionally good at high throughput calculations, one particular example is SIMD, meaning Same Instruction Multiple Data. The performance of GPUs and the algorithms they are particularly useful for is well under continual research, however general problem classes that GPUs are able to solve efficiently are well understood. These problem sets include algorithms that can be described by any of the following:

Map

- Fold/Reduce
- Scan/Prefix Network
- Matrix Operations

The actual speed improvements derived from redeveloping serial code to take advantage of the massively parallel compute power of a GPU differs between each of these operations, however many serial algorithms have equivalent or more performant alternate parallel implementations. As such this project involves developing a small set of benchmarks for GPUs that determine their performance in each of these categories. In order to satisfy time constraints and recognise real world concerns, I elected to use existing optimised libraries for the individual components of the benchmarking. I relied on the Eigen library[3] for host side matrix operations. On the device side I relied on a combination of the Thrust template library[4] in combination with CuBLAS[5]

3.2.2 CUDA

CUDA is Nvidia's proprietary library and toolchain for developing parallel software. There are 2 main frameworks in the GPU programming space, CUDA and OpenCL. Whilst OpenCL is a FOSS platform, the development tools are severely lacking in comparison to the CUDA toolkit, and as such it was an easy decision to follow through with the CUDA. This however has limited the performance metrics to only comparisons involving CUDA enabled graphics cards. This is not too great a concern however, as the benchmarking module is highly extensible and as a result can easily integrate with a variety of backends, including OpenCL or OpenMP.

4 Literature Review

4.1 Introduction

Optimisation and computational efficiency are two pillars of good program design, much research has been undertaken in the search of improving performance and extracting hardware maximum efficiency. Although the current literature covers an extensive range of research, this review seeks to focus primarily on the topics of automatic vectorisation, alternative hardware (GPU/FPGA) performance in parallel contexts, and finally the utilisation of Static Analysis and Profiling to assist in the process of identifying potential optimisation in the massively parallel computation paradigm. Individually these are all large topics of research, and as such this review will be focusing primarily on computational performance, rather than power consumption or algorithm efficiency. The purpose of this review is to provide a contextualisation around my final year project, in order to identify potential challenges in the problem space, as elucidated by prior research.

4.2 Automatic Vectorisation

Automatic vectorisation is a tool employed by many compiler designers in order to generate assembly which utilises specialised hardware level vector instructions. Same Instruction Multiple Data (SIMD) instructions seek to process multiple elements of a dataset simultaneously, utilising multiple processing units in order to achieve data level parallelism. Roger Espasa and Mateo Valero [6] explore the potential benefits of Data-Level Parallelism by investigating computer architectures to utilise both Instruction Level and Data Level parallel constructs. Within their research they identify and develop an architecture to utilise SIMD instructions to leverage the performance benefits, clearly demonstrating the performance improvement this parallel strategy provides. These techniques have since been further developed by Compiler designers, with the LLVM/Clang team employing two forms of automatic vectorisation within their optimising C compiler [7]. The Clang team focused on developing Loop Level Vectorisation and Super Word Level Vectorisation in order to leverage parallelisation in the target architecture. Their automatic loop vectoriser is capable of providing an increase in processing speed of 3 times, when tuned specifically for the Intel Core-i7 AVX instruction set. This is a clear demonstration of the benefits already being seen by optimising compilers manipulating sequential programs into those which leverage the power of parallel computation. The LLVM optimiser however has some flaws which are identified by Yulei Sui, Xiaokang Fan, Hao Zhou, and Jingling Xue who developed Loop-oriented array and field sensitive Pointer Analysis (LPA) in order to combat the sub-optimal performance of the LLVM auto-vectoriser [8]. The authors identified alias analysis as being a potential cause of the LLVM compiler missing optimisation opportunities. They created an analysis framework around both flow-insensitive and flow-sensitive pointer construct. By hooking into the LLVMs partial SSA form they exploited the reduced semantic complexity to algorithmically generate superior memory patterns, and by extension developed a superior loop vectoriser, with performance up to 10% better than the original LLVM. This research again demonstrates the performance opportunities created by parallel computation, however they are all fundamentally limited by the CPUs capacity to perform SIMD operations. Most CPU architectures have at most 8 complex computing cores, limiting the maximum potential throughput, however GPU architectures have the capacity for massively parallel computation. The typical design inherently leverage SIMD concepts containing thousands of simple computational cores with high memory bandwidth. Thus whilst automatic vectorisation has substantial performance potential, most current literature is focused on continuing to improve computational efficiency of host bound programs, rather than looking towards exploiting the massively parallel computational power of modern GPUs.

4.3 Parallelism

General Purpose GPU programming seeks to exploit the parallel performance characteristics of the GPU architecture; identification and development of algorithms which leverage this design pattern can provide substantial computational speedups. The authors of [9] explore the fundamentals of GPGPU programming, and the CUDA architecture. Inherent within the CUDA architecture is hybrid CPU-GPU programming to produce the most efficient solution. In the example described the authors extract maximum parallelism from matrix operations, and leave complex control flow to the CPU, thus developing a solution which maximises the performance of the individual components of the hybrid Host-Device model. The

proposed solution utilises parallel primitives such as the Reduction, which exploits parallelism typically by utilising a tree based structure. This requires that the data and binary operator form a semigroup (The set of data must be closed under an associative binary operator). In their example the set is of integers, and the operator is addition, which holds these properties. The concept of parallel primitive operations is further expanded by [10] which provides terminology to describe parallel patterns for both computation and communication. Although this research focuses on parallelism within FPGAs the primitive operations are examples of fundamentally parallel operations, exposing high levels of optimisation potential through SIMD data-paths. The authors look to extract performance from their FPGA implementation of potentially parallelisable algorithms; their key focus is on the Parzen window technique of Gaussian PDF estimation, as well as K-Means clustering. From their research they develop a concept of pattern-based algorithm decomposition; as a means of exposing potential parallelism within a codebase to individuals with little or no experience with highly parallel code. The authors describe a limitation in the existing development framework, where FPGA based systems are developed on by only highly specialised and skilled developers. This concept is explored by the authors of [11] in which they describe the limitation upon many programmers is the lack of a breadth of libraries which exploit the benefits of GPGPU programming. Within this paper they present the problem of fragmentation within the GPU programming space, with competing standards and APIs resulting in specialists rolling their own solutions to many problems, resulting in minimal code re-use. The current solution to the code reuse problem is the introduction of parallel algorithms within the C++ STL as well as CUDA based libraries such as CuBLAS and Thrust, which aim to provide programmers with a foundation from which to build larger programs, without being forced into having a full understanding of programming on a GPU. Given the power and performance characteristics of GPUs there is a great incentive to move computationally expensive algorithms onto these devices, currently however there are many roadblocks preventing individuals and organisations from exploiting the potential improvements within their codebase, the high barrier to entry can be difficult to overcome, especially with the limited capabilities of identifying how beneficial any redevelopment may actually be.

4.4 Static Analysis

Static Analysis is the analysis of the original source statements of a program, it provides a method by which the semantics of a program may be identified. Typically, Static Analysis is utilised in order to identify bugs within a codebase [12], there is a litary of literature which describes a variety of processes through which one can employ Static Analysis to search out and find bugs [13] [14]. These tools rely on parsing the source of a program and identifying the anti-patterns within, alerting developers to their potential mistakes. Additionally, many static analysers provide complexity statistics about the analysed source; it is often the intention of static analysers to provide the developer with a summary of information about their codebase which facilitates further investigation and development. Although there has been a large amount of research into static analysis for the purpose of detecting and eliminating bugs, there is a lack of research into the topic of utilising static analysis for the purpose of performance improvements. Static analysis as a tool is rarely used to facilitate optimisation improvements within a codebase; programmers often utilise profiling in order to determine where to invest development time focused on optimisation. Clearly this presents a divide, where programmers often utilise Static Analysis and Profiling in a competing demands structure for developer time. Within the NVidia High-Productivity CUDA Programming presentation [15] they recommend the utilisation of a process called APOD Assess-Parallelise-Optimise-Deploy. Within the Assessment and Optimisation phase of the process they recommend utilising profilers in order to make determinations about what aspect of the code requires further development. The weakness of profiling however is that it is often very time consuming, additionally it requires an individual developer have an understanding of how to potentially translate sequential serial algorithms into their massively parallel equivalents.

4.5 Related Work

A number of programs attempt to solve the problem of finding parallelism within a serial codebase. An existing solution was developed at the Delhi Technological University[16] where they developed a tool to automatically convert basic C programs into CUDA-C. The tool parses the existing C program searching for regions that satisfy constraints, at which point they insert hiCUDA pragmas before pass-

ing this on to the hiCUDA compiler. The tool developed looks to parallelize all viable loops. The major weakness of the tool is that it only parses a small subset of C programs, additionally the tool poorly optimises nested loops by creating multiple CUDA kernels rather than employing fusion techniques to generate a single kernel. The focus of their tool is on automatic parallelisation by exploiting the composability of existing automatic parallelisation tools (hiCUDA). hiCUDA is a high-level embedded DSL for developing CUDA applications [17], the intention of hiCUDA is to lift much of the boilerplate into pragmas for automatic generation by the compiler. hiCUDA does not seek to perform automatic vectorisation, rather it requires that the programmer be aware of where they would like to engage in parallelisation, and then restructure their code in such a way that the hiCUDA via the pragma interface are able to restructure the code into CUDA code. Other related works include [18][19][20] however all of these works are focused primarily on automated generation of CUDA code, and each of these described limitations in their ability to automatically convert complex programs into efficient CUDA code.

4.6 Summary

It is clear that parallelisation is a key to more efficient and faster computation looking to the future. Exploiting SIMD operations to improve throughput is the dominant method used in modern computing, with GPUs and FPGAs leading demonstrating significant performance improvements over traditional sequential CPUs. As a result of this the major GPU designers have developed programming frameworks for developing parallel code that operates on their devices. This has spurred development in a variety of fields, however the complexities involved in programming in a manner which exploits parallelism has proven to be a struggle for many programmers. As a result of this many researchers have spent time developing automatic parallelisation tools which take serial programs and attempt to convert them into programs which exploit parallelism. This has been undertaken both via profiling and static analysis, however many of these tools suffer from an inability to scale from simple problems to more complex problem spaces. Kernel fusion and redundancy are issues that have plagued attempts at automatic parallelisers, as well as memory management overheads. These attempts have all

attempted to remove the programmer from the solution, however it is my belief that for highly optimised solutions a developer is still required. As such my project will look not look to develop automatic vectorisation, rather it looks to develop tooling that can parse a program and provide a report which indicates which region of the codebase could be worth employing a specialist consultant to develop, circumventing the major issue that the automatic tools run into. Utilising static analysis techniques to interpret the semantics of a program will provide an opportunity to develop a tool capable of pinpointing regions within a program that show signs that it may be able to be improved through parallelisation. Where most work before has sought to remove the programmer, my final year project will aim to assist the programmer in developing more optimised, faster solutions.

5 Parallel Computation

Parallel computing is a type of computation whereby many operations are performed simultaneously, as opposed to serial computing where only one operation occurs at a time[21]. Parallel computing has been used as a high performance computing technique for some time, with recent physical limitations on serial processors forcing further development in the parallel world. Modern parallel computing focuses primarily on extracting maximum performance from data level parallelism, the process by which independent processors act on a distributed load of data, often performing SIMD (Signle Instruction Multiple Data) operations.

5.1 SIMD

SIMD describes a computation structure by which many processing units execute the same instruction on multiple data in parallel. SIMD allows for significant computation speed improvements over traditional serial data processing by operating on multiple data at once. The theoretical speed improvements a SIMD processor has over a traditional serial processor can be described by: $speedup \propto min(N_{processing_units}, N_{data})$. In many computing environments N_{data} is significantly larger than $N_{processing_units}$ simplifying the relationship to merely $speedup \propto N_{processing_units}$. Thus it is clear that with increasing number of processing units the commutation speed increases. As a result of this relationship devices have been developed which can exploit this fact, most modern CPU's include some form of Vectorised SIMD instruction set. Advanced Vector Extensions (AVX) are an extension to the x86 instruction set which are supported by both AMD and Intel, which utilises SIMD to improve processor performance for highly parallel workloads. GPU's however are far more suited to the task of performing SIMD operations as they often have orders of magnitude more processing units than comporable CPU's.

5.2 Parallel Limitations

One of the largest limitations that concerns parallel computing is data dependency. A data dependency is a situation where operations in the algorithm require data from earlier in the algorithm in order to continue processing. An example situation

would be:

```
double mean = 0:
   // Calculate Mean
3
   for (size_t i = 0; i < ELEMS; ++i)</pre>
       mean += vec[i]/ELEMS;
   // Data Dependency: Relies on Calculated Mean
7
   for (size_t i = 0; i < ELEMS; ++i)</pre>
8
       vec[i] = abs(vec[i] - mean);
9
10
   // Data Dependency: Relies on other value of vec
11
   for (size_t i = 0; i < ELEMS; ++i)</pre>
12
13
       vec[i] = vec[vec[i]];
```

in this case we have two examples of data dependency, in the first case we are trying to normalise the vector by subtracting the mean. This is an example of a data dependency where a SIMD operation relies on prior information, in this case this will not impact our ability to perform the operations simultaneously, as at no point does the input information rely on potential changes to the output information as a side-effect of this computation. However in the second case, where we re-assign the vector values, there is a data dependency that prevents a Parallel Implimentation from being naivly implemented. vec[vec[i]] has a dependency on prior operations performed to vec[] which prevents us from processing all elements of this loop simultaneously. There are however classes of problems which may be simply parallelised, these are known as Parallel Primitives.

5.3 Parallel Primitives

Parallel Primitives, or Vector Primitives are operations over a collection of values, there are three operations which constitute these primitives:

- Map
- Reduce
- Scan (Prefix Networks)

These operations all rely on the ability to reformat the problem specification to utilise a computation graph for simultaneous calculation.

5.3.1 Map

```
for (size_t i = 0; i < SIZE; ++i)
  out_vec[i] = in_vec[i] * 2;</pre>
```

Map operations are the simplest of the three Parallel Primitives, they are simply operations describing a one to one mapping from some input value to some output value, Mapped over a set of values. Map operations have some restrictions upon them about what is considered valid inputs. Operators must have an arity of 1 and the operator must be stateless. If these rules are held then the system will be by definition an LTI system, allowing for a trivial SIMD implementation of the resulting transformation. If however the input arguments do not satisfy these requirements, then the resulting operation will not be well formed, and in most implementations the result will be ill-defined. Map operations have a work complexity of O(N) for CPU implementations and O(N/k) for parallel implementations where k is the number of computational cores available.

5.3.2 Reduce

```
for (size_t i = 0; i < SIZE; ++i)
    k += in_vec[i];</pre>
```

Reductions are the next simplest of the Parallel Primitives, they are a mapping from many input values to one output value. Input argument restrictions on Reductions are more strict than on Map operations. Reductions require that the operator and data form a monoid; the Operator must be a binary associative operator, and the set of input values must be closed under that operator. A simple example would be addition, over the Reals. Like with the Map primitive, if the input restrictions are not met, then the operation will not be well formed. Reduce operations have a work complexity of O(N) for CPU implementations and O(N) for parallel implementations, where the Step Complexity is $O(\log N)$. Reductions form a work-efficient operation.

Additional optimisation can occur if the operator is not only associative but also commutative, whereby the gathering of values may occur out of typical oder providing potentially better constant factors.




Figure 1: Serial vs Parallel Sum Reduction Tree

5.3.3 Scan

```
out_vec[0] = in_vec[0];
for (size_t i = 1; i < SIZE; ++i)
  out_vec[i] = in_vec[i] + out_vec[i-1];</pre>
```


Scans or Prefix Networks are the most complext of the Parallel Primitives. Scans are a mapping from many input values to many output values. They are a direct generelisation of a Reduction, where the cumulative intermediate values are maintained. Scan operations require the same restrictions for Reductions hold. Scans are not trivially parallelisable, as there is a data dependency on prior calculated values, however there are algorithms for performing parallel Scan operations whilst still retaining work efficiency (a work complexity of O(N)) [22].

5.3.4 Linear Algebra

Whilst linear algebra is not a parallel primitive, it does exhibit many features which make it a highly efficient problem space to parallelise. The linearity and composibility of problems which fit into linear algebra provide a highly exploitable nature for programming on a GPU. This can be further exploited by identifying properties of the working set, as both sparse and dense operations within the space have operations which can be computed as a composition of parallel primitives [23].

5.4 GPU Parallelism

GPUs typically consist of thousands of processing cores, this is significantly greater than the common 4-8 cores found on modern CPUs. GPU architecture relies on numerous simple processing units which engage in SIMD, leveraging the relationship between computational cores and work efficiency.






Figure 2: CPU vs GPU Architecture [24]

Efficient GPU programming like efficient CPU programming requires specialised knowledge, both of the target hardware, and of the paradigm. GPU programming is able to exploit the massively parallel compute architecture on these devices. Coupling fast global memory, high performance shared memory and numerous local registers GPUs provide all the requirements for exploiting SIMD in a massively parallel space.

6 Clang Integration

CAPA utilises the Clang Libtooling library in order to perform semantic static analysis of any C codebase, via a hook into the clang frontend action.

6.1 Clang Compilation

Clang is the C frontend of the llvm project, and as such it compiles source code into llvm intermediate representation, rather than directly to ASM. This allows Clang to target a common language leveraging the llvm compiler to perform the final compilation to a native binary. A core tenant of the Clang toolset is that Clang is more than just a Compiler, it also a library, which allows for third party individuals to use and extend the Clang framework in a variety of ways. [25] The Clang frontend compilation phase is a 4 step process, where Source code is lexed to tokens, parsed into an AST for programatic manipulation. Semantic Analysis is performed on the AST to identify standards compilance and enforce some optimisations, before being process by the Code Generator which exports LLVM IR. Each of these phases in the frontend action is exposed via a public library which can be utilised by third party tools.

6.2 Benefits of Clang

Clang provides a number of benefits over rolling your own source code analyser. Primarily Clang is one of the most used C language compilers in the world, it is well maintained, well documented, standards compliant and provides first class library support at most levels of compilation. Using existing tooling for the heavy lifting of the project allowed for far more time to be invested in further developing the project, rather than scaffolding the basic fundamentals. Using the Clang libraries also allows for expansion in the future to parsing more than just C files, there is potential to parse any file compilable by Clang, from C++, Obj-C and from Clang4.0 onwards Cuda-C [25].

6.3 Integrating CAPA

The Clang compiler exposes a public library for interfacing with their intermediate compilation stage representations of the original source. For the purpose of this project it was decided to use the exposed AST interface in order to perform the static analysis. Clang provides a number of methods for working with the AST, namely the Visitor and Matcher interfaces. The Visitor library utilises the visitor pattern, and a callback is undertaken upon visiting any node which meets the requirements set forth in the visitor module. This is a useful tool, however it is not as powerful as the Matcher interface, which allows complex grammars to be generated for highly specific, tailored matches. CAPA utilises the ASTMatcher callback interface in order to provide complex generic and extensible traversals of the AST.




Figure 3: CAPA Hook-In

As CAPA is a fork of OCLint [2] the scaffolding around the Clang integration was already provided. CAPA accepts compile flags via the command line which are passed through to the existing Clang compilation libraries which engage in the frontend action. CAPA hooks into the compilation phase and provides requests after the parser has constructed the AST. At this point the matcher interface begins

to operate on the internal AST, wherein CAPA begins to analyse the provided source files.

7 Project Components

This section aims to provide an in depth look at what has been achieved over the life of the project.

7.1 Static Analyser

7.1.1 Clang Integration

30

CAPA utilises the Clang Libtooling library in order to perform semantic static analysis of any C codebase. The Clang compiler exposes a public library for interfacing with their intermediate compilation stage representations of the original source. For the purpose of this project as described in section 6.3 it was decided to use the exposed AST interface in order to perform the static analysis. The matcher interface provides a declarative API by which the program searches for regions which satisfy known static requirements. The interface itself is rather unwieldly to use directly.

```
auto MapMatcher =
   forStmt(
       hasLoopInit(anyOf(
           declStmt(hasSingleDecl(varDecl(hasInitializer(
               integerLiteral(anything()))).bind("InitVar"))),
           binaryOperator(
6
               hasOperatorName("="),
               hasLHS(declRefExpr(to(varDecl(hasType(
8
                   isInteger())).bind("InitVar")))))))
9
10
       hasCondition(binaryOperator(hasRHS(hasDescendant(
           declRefExpr().bind("var"))))),
11
12
       hasIncrement(unaryOperator(
           hasOperatorName("++")
13
           hasUnaryOperand(declRefExpr(to(varDecl(hasType(isInteger()))
14
                bind("IncVar")))))),
       hasBody(hasDescendant(binaryOperator(
16
           hasOperatorName("=")
17
           hasLHS(arraySubscriptExpr(
18
              hasBase(implicitCastExpr(hasSourceExpression(declRefExpr(to(
    varDecl().bind("OutBase")))))),
19
20
               hasIndex(hasDescendant(declRefExpr(to(varDecl(hasType(
21
                   isInteger())).bind("OutIndex"))))))),
22
           hasRHS(hasDescendant(arraySubscriptExpr(hasBase(implicitCastExpr(
23
                   hasSourceExpression(declRefExpr(to(varDecl().bind("InBase")))))),
                      hasIndex(hasDescendant(declRefExpr(to(varDecl(hasType(
25
                           isInteger())).bind("InIndex"))))))))
           unless(hasDescendant(arraySubscriptExpr(hasDescendant(binaryOperator())))
27
           .bind("Assign")))).bind("Map");
2.8
29
```

As a result I created a matcher combinator library for simplification purposes.

7.1.2 ASTMatcher Combinator Library

In order to simplify the matchers and prevent them from becoming unmanagebly large, I designed a lambda based combinator library for creating complex AST-Matchers. Utilising C++14 auto lambda return type declarations I was able to construct a number of higher order combinators which can be combined together to construct more complex matchers with less ambiguity. A simple example:

```
namespace CAPA {
   // Variable Binding Combinators
   auto VarBind = [](std::string binding)
5
       return declRefExpr(to(varDecl().bind(binding)));
6
   };
   auto DVarBind = [](std::string binding)
9
10
       return hasDescendant(VarBind(binding));
11
   };
12
13
   auto VectorBind = [](std::string binding)
14
       return arraySubscriptExpr(
16
               hasBase(DVarBind(binding + "Base")),
17
               hasIndex(DVarBind(binding + "Index")));
18
   };
19
20
   auto MatrixBind = [](std::string binding)
21
22
       return arraySubscriptExpr(
23
               hasBase(hasDescendant(arraySubscriptExpr(
2.4
                  hasBase(DVarBind(binding + "Base"))
                  hasIndex(DVarBind(binding + "Row"))))),
26
               hasIndex(DVarBind(binding + "Column")));
   };
28
29
   // Loop Binding Combinators
30
   auto LoopInit = [](std::string level)
31
32
       return anyOf(
33
           declStmt(hasSingleDecl(varDecl(hasInitializer(
34
               integerLiteral(anything()))).bind("InitVar" + level))),
35
36
           binaryOperator(
               hasOperatorName("="),
37
               hasLHS(VarBind("InitVar" + level))));
38
39
   };
40
   auto LoopIncrement = [](std::string level)
41
   {
42
```

```
return anyOf(
43
              unaryOperator(anyOf(
44
                      hasOperatorName("++")
45
                      hasOperatorName("--")),
                  hasUnaryOperand(VarBind("IncVar" + level))),
47
              binaryOperator(anyOf(
                      hasOperatorName("+=")
49
                      hasOperatorName("-=")),
50
                  hasLHS(VarBind("IncVar" + level)),
51
                  hasRHS(expr().bind("Stride" + level))));
   };
54
   auto ForLoop = [](std::string binding, std::string level, auto injectBody)
55
56
       return forStmt(
57
              hasLoopInit(LoopInit(level)),
58
              hasCondition(binaryOperator(hasRHS(expr().bind(binding + "CondRHS"))
59
               hasIncrement(LoopIncrement(level)),
60
              hasBody(injectBody)).bind(binding);
61
   };
62
63
   } // End Namespace CAPA
```

This combinator library again is easily extensible and as further needs arose I increased its complexity and breadth. Ultimately it provides a simpler way of interfacing with the Clang AST Matcher library through safer higher order functions. This combinator library would not be possible with earlier versions of C++, as it has a reliance on auto return types to prevent template instantiation stack errors. The AST Matcher interface heavily relies on template meta-programming in order to ensure a clean typesafe interface, the combinator library I designed extends that, yet still maintains complete statically verifiable interfaces that are type correct.

```
auto left = VectorBind("Out");
auto right = hasDescendant(VectorBind("In"));
auto unless = hasDescendant(arraySubscriptExpr(hasDescendant(binaryOperator()))
    );

auto body = hasDescendant(BinaryOperatorBindUnless("=", "Assign", left, right, unless));

auto MapMatcher = ForLoop("Map", "", body);

addMatcher(MapMatcher);
```

This version is clearly far simpler to understand and to modify, whilst still achieving the same callback results as the original version. This demonstrates the power of the Matcher Combinator interface, as well as the ease of use.

7.1.3 Pattern Recognition

- **7.1.3.1** Matching By utilising the OCLint tool the scaffoling around the libtooling had already been provided, simplifying the interface between pattern matching and reporting. There was still a significant rewrite of most of the interface, however the heirarchy and design philosophy was clear. The actual matching of potentially parallel sections of code relies on a few assumptions about the nautre of algorithms which may be efficiently implemented on a GPU.
 - Little prior data dependency
 - A large number of elements require processing
 - Minimal control flow is required

Given these assumptions, in combination with the knowledge of problem spaces that the GPU is highly performant in:

- Map Operations
- Reduce Operations
- Scan (Prefix Network) Operations
- Matrix Operations

it became clear that identifying components of the codebase that exhibited similarities to these cases would be important.

7.1.3.2 Callback Even though the matcher can be highly specific, there is still the requirement of the callback. The callback is responsible for identifying whether the matched pattern is actually representative of the expected pattern, or whether it is infact a potential false positive. Additionally the callback is responsible for logging the detected pattern as well as relevant information, such as the number of elements being manipulated, for use by the reporter module. This is explained in more detail in section 8.

7.1.4 Benchmark Integration

A key aspect of CAPA is the integration of the benchmarking component with the detected outcomes to provide more detailed performance statistics during the reporting phase.

7.1.4.1 JSON Parsing CAPA relies on performance benchmarks being generated by the benchmarking tool, this reports back information in a JSON form which is read and parsed by CAPA into a useable form. The JSON for Modern C++ library was used [26]. JSON was chosen as it is a human readable format which is supported by a large number of tools, additionally the benchmarking libary utilised provided a JSON exporter, simplifying the integration of the two tools.

7.1.4.2 Internal Representation Internally the benchmarking information relies on this construct:

```
struct BenchmarkSet
2
   {
       BenchmarkSet(std::string benchmarkLocation);
3
       BenchmarkSet(const BenchmarkSet &rhs);
4
       BenchmarkSet operator= (const BenchmarkSet &rhs);
       ~BenchmarkSet();
6
7
       bool Exists(std::string operation);
       double Speedup(std::string operation, std::size_t dimension);
8
       double Speedup(std::string operation);
9
       std::tuple<double, double> GetResult(std::string operation, std::size_t
       std::tuple<double, double> LowerUpper(std::string operation, std::size_t
11
           dimension);
12
       std::map<std::string, std::map<std::size_t, std::tuple<double, double>>>
13
          benchmarks;;
       static std::map<std::string, std::size_t> VectorFixtures;
14
       static std::map<std::string, std::size_t> MatrixFixtures;
15
   };
16
```

which simply provides a simple concise manner in which to interface with STL containers for the purpose of passing around the parsed benchmarking information. The BenchmarkSet object is responsible for handling all requests for benchmark information, including providing theoreticals if no benchmark JSON file exists. This information is then used by the reporter module to provide the end user with further information about potential optimisations within their analysed codebase.

7.1.5 Reporting

The reporter module is dynamically loaded at runtime to provide the end user with readily swappable components, this is a continuation of the design decision implemented by the designers of OCLint. The reporter module is reponsible for accepting all recognised patterns and providing an output. Reporters are also responsible for utilising performance criteria calculated by the benchmark suite and integrating this information into the output report. CAPA currently has only one reporter, the text reporter which provides coloured output for ANSI terminals.

7.2 Benchmarks

A key component of this project is the ability of CAPA to provide performance characteristics for a given system, thus a benchmarking suite was developed to gauge comparitive CPU and GPU performance for known problem sets.

7.2.1 Benchmark Structure

The benchmarking suite is designed using the hayai [27] library for benchmark automation, the hayai library provides a macro interface similar to googleTest, this was used to benchmark both Host and Device performance.

7.2.2 Libraries Benchmarked

Three libraries were benchmarked through this process, in order to emulate industry practice. For host and device side parallel primitives the CUDA Thrust[4] library was used. For Matrix Multiplication the Eigen[3] library was used for the host side implementation, and CuBLAS[5] was used for device side implementation.

7.2.3 Preperation

Template metaprogramming was utilised to ensure a generic and extensible testing framework was generated. A monolithic benchmark object is responsible for setting up and running the individual operations, which are accessed through a benchmarking fixture via object composition.

7.2.4 Implementations

All benchmarks were run with floating point precision, however all benchmarks are templated over their implementation type, so benchmarks are lower or higher precisions are capable.

Additionally all device benchmarks include onload and offload time for memory management, and no device benchmarks utilise explicit streaming or pinned memory.

The benchmark code was compiled at with no optimisations and with -fno_vectorize enabled, to ensure all host code was purely sequential.

7.2.4.1 Map The map benchmark simply implemented a negation across a number of random elements.

Host The host map operation is directly implemented by thrust:

Device The device map operation is directly implemented by thrust, however the Device Vector is first intisialised by the Host vector before being operated on.

7.2.4.2 Reduce The reduce bencmark is parameterised over a binary operation with a known identity, this is enforced by the use of template metaprogramming and a simulated closure object via a C++ Functor. The reduction benchmark traverses the vector searching for the minimum value.

Host The host operation relies on thrust for the computation.

Device The device operation relies on thrust for the computation.

7.2.4.3 Scan (Prefix Network) The scan benchmark is also parameterised over a binary operation with a known identity, again this enforced by the C++ template engine. The scan benchmark is also traversing the vector searching for the minimum value, storing all intermediate results.

Host The host operation relies on thrust for the computation.

Device The device operation relies on thrust for the computation.

7.2.4.4 Dense Matrix Multiplication Dense matrix multiplication benchmarks were implemented via Eigen for the host side, and CuBLAS for the device

side. Thrust was used for memory management on the device side.

Host The host operation relies on Eigen for the computation. Eigen provides overloaded operators for matrix operations.

```
void host_matrix_mult()
{
    eMatrixC = eMatrixA * eMatrixB;
}
```

Device The device operation relies on Thrust for memory management and CuBLAS for the actual matrix multiplication.

```
void cuBLAS_prepare()
2
           matrixA.resize(hA * wA);
3
           matrixB.resize(wA * wB);
4
           matrixC.resize(hA * wB);
           cublasCreate(&handle);
6
           device_matrix_mult();
           device_matrix_mult();
8
9
10
       void device_matrix_mult()
11
12
           thrust::device_vector<T> d_A = matrixA;
13
           thrust::device_vector<T> d_B = matrixB;
14
           thrust::device_vector<T> d_C(hA * wB);
16
           cuBLAS_mmul(thrust::raw_pointer_cast(&d_A[0]),
17
                       thrust::raw_pointer_cast(&d_B[0]),
18
                       thrust::raw_pointer_cast(&d_C[0]),
19
                       hA, wA, wB);
20
21
           matrixC = d_C;
22
       }
23
24
       void cuBLAS_mmul(const float *matA, const float *matB, float *matC, const
           size_t m, const size_t k, const size_t n)
26
           size_t lda
                          = m;
27
                          = k;
           size_t ldb
28
                          = m;
           size_t ldc
29
           const float alf = 1;
const float bet = 0;
30
31
           const float *alpha = &alf;
32
           const float *beta = &bet;
33
           // Do the actual multiplicatio
35
           cublasSgemm(handle, CUBLAS_OP_N, CUBLAS_OP_N, m, n, k, alpha, matA, lda,
                matB, ldb, beta, matC, ldc);
       }
37
38
```

```
void cuBLAS_mmul(const double *matA, const double *matB, double *matC, const
39
            size_t m, const size_t k, const size_t n)
40
41
           size_t lda
                         = m;
           size_t ldb
                         = k;
42
                         = m;
43
           size_t ldc
           const double alf
44
           const double bet = 0;
45
           const double *alpha = &alf;
           const double *beta = &bet;
47
48
           // Do the actual multiplicatio
49
           cublasDgemm(handle, CUBLAS_OP_N, CUBLAS_OP_N, m, n, k, alpha, matA, lda,
50
                matB, ldb, beta, matC, ldc);
       }
```

7.2.5 Typesafe CUDA Primitives

Additionally in order to increase code re-use I've attempted to implement the concept of Type-Classes into CUDA C++. This allows for the single case of higher order functions such as Map, Reduce and Scan. This implementation utilises template meta-programming and templated type alias's to produce type safe higher order polymorphism within CUDA compute kernels.

```
template <typename T>
   using uCat = T(*)(T);
   template <typename T>
   using mCat = T(*)(T, T);
5
   __device__ int square(int a)
{
9
       return a * a;
10
11
     _device__ int mult(int a, int b)
12
13
       return a * b;
14
   }
15
16
   template <typename T>
17
    __device__ T mult(T a, T b)
18
19
       return a * b;
20
   }
21
   template <typename T, mCat<T> func>
23
    __global__ void biMapKernel(T *a, T *b, T *c, size_t size)
25
26
       size_t i = threadIdx.x + blockIdx.x * blockDim.x;
       if (i < size)</pre>
27
           c[i] = func(a[i], b[i]);
28
   }
29
```

30

This code segment demonstrates typeclass instances for operations over both Functors and BiFunctors, the Functor typeclass is the alias uCat, a function which accepts a single input of type T and returns a single output of type T. The second typeclass definition is the mCat defition, defining the monoidal typeclass requirement of mConCat. This is any function that accepts 2 inputs of type T and returns an output of type T. These typeclasses are then used to validate the parametric polymorphism of the biMapKernel, which implements a polymorphic bimap operation, the key aspect of the bifunctor typeclass, as well as the common map kernel, which is the single requirement of the functor typeclass. This parametric polymorphism provides an easy to use, clear and concise framework from which to build larger GPU benchmarking routines, by utilising the higher order nature of the GPU primitives. To summarise this essentially provides a type safe way to write less code.

8 Case Study

In order to fully understand CAPA it's important to explore a case study demonstrating the process of analysing code under test.

```
#include <stdio.h>
   #include <stdlib.h>
   #include <time.h>
   #include <math.h>
   ///CAPA: IGNORE
6
   void random_fill(float *starting_vec, size_t size){
        for (size_t i = 0; i < size; ++i)</pre>
8
            starting_vec[i] = (float) rand();
9
10
11
   /** This Function is reponsible for reshaping a vector
12
    * into a matrix.
13
14
    * CAPA: IGNORE
15
16
   void reshape2mat(float *in_vec, float *out_vec[], size_t dim){
        for (size_t i = 0; i < dim; ++i)
    for (size_t j = 0; j < dim; ++j)</pre>
17
18
                out_vec[i][j] = in_vec[i*dim + j];
19
   }
20
21
   void reshape2vec(float *out_vec, float *in_mat[], size_t dim){
22
        for (size_t i = 0; i < dim; ++i)</pre>
23
           for (size_t j = 0; j < dim; ++j)
   out_vec[i*dim + j] = in_mat[i][j];</pre>
24
25
   }
26
   /// CAPA: IGNORE
28
   void mmult(float **A, float **B, float **C, size_t dim);
29
30
   int main()
31
   {
32
        // Toy Example for Test example Case.
33
        const size_t ELEMS = 1000*1000;
34
        float starting_vec[ELEMS];
35
36
        time_t t;
37
        srand((unsigned) time(&t));
38
        random_fill(starting_vec, ELEMS);
39
        // Divide all points by 2 and add 4 for later stage
41
        for (size_t i = 0; i < ELEMS; ++i){</pre>
42
            starting_vec[i] /= 2;
43
            starting_vec[i] += 4;
45
46
        // Calculate mean
47
        float k = 0;
48
        for (size_t i = 0; i < ELEMS; ++i)</pre>
49
            k += starting_vec[i]/ELEMS;
50
51
        // Renormalise all values and compute cumulative sum
        float cum_sum[ELEMS];
```

```
cum_sum[0] = starting_vec[0]/k;
54
         for (size_t i = 1; i < ELEMS; i++)</pre>
55
             cum_sum[i] = starting_vec[i]/ELEMS + cum_sum[i-1];
56
57
         // Prepare for and perform {\tt Matrix}\ {\tt Mult}
58
         const size_t dim = sqrt(ELEMS);
59
         float cum_sum_mat[dim][dim];
60
61
         reshape2mat(cum_sum, (float **) cum_sum_mat, dim);
62
         mmult((float **) cum_sum_mat, (float **) cum_sum_mat, (float **) cum_sum_mat
63
              , dim);
         reshape2vec(cum_sum, (float **) cum_sum_mat, dim);
64
65
         // reduce only even values, but do it with conditional
// and deliberately prevent it being caught
66
67
         k = 0;
68
        for (size_t i = 0; i < ELEMS; ++i)
    if (!(i % 2))
        k = k + cum_sum[i + 1 - 1];</pre>
69
70
71
72
         return k;
73
    }
74
75
    void mmult(float **A, float **B, float **C, size_t dim){
76
         for (size_t i = 0; i < dim; ++i)</pre>
77
             for (size_t j = 0; j < dim; ++i)
    for (size_t k = 0; k < dim; ++i)</pre>
78
79
                      C[i][j] += A[i][k] * B[k][j];
80
    }
81
```

```
CAPA Report
Summary: TotalFiles=1 Files With Improvements=1
Pattern: Vectorisable Function Declaration Priority: 3 Info: Function Declaration
void reshape2vec(float * out_vec, float ** in_mat, size_t dim);
Pattern: Vectorisable Function Declaration Priority: 3 Info: Function Declaration
void mmult(float ** A, float ** B, float ** C, size_t dim);
Pattern: Map Priority: 3 Info: Stride Size: 1. Number of Elements: 1000000.
Potential Speedup: 158.03 ~ 140.51
for (size_t i = 0; i < ELEMS; ++i){</pre>
       starting_vec[i] /= 2;
        starting_vec[i] += 4;
Pattern: Reduce Priority: 2 Info: Stride Size: 1. Number of Elements: 1000000.
Potential Speedup: 30.30 ~ 34.33
for (size_t i = 0; i < ELEMS; ++i)</pre>
        k += starting_vec[i]/ELEMS
Pattern: Scan Priority: 2 Info: Stride Size: 1. Number of Elements: 1000000.
Potential Speedup: 19.72 ~
for (size_t i = 1; i < ELEMS; i++)</pre>
       cum_sum[i] = starting_vec[i]/ELEMS + cum_sum[i-1]
Pattern: Matrix Multiplication Priority: 1 Info: A Matrix Multiply
Potential Speedup: 16.72 ~ 229.00
for (size_t i = 0; i < dim; ++i)
       for (size_t j = 0; j < dim; ++i)
           for (size_t k = 0; k < dim; ++i)
                C[i][j] += A[i][k] * B[k][j]
Pattern: Vectorisable region Priority: 5 Info: Generally vectorisable region of code
for (size_t i = 0; i < dim; ++i)
        for (size_t j = 0; j < \dim; ++j)
            out_vec[i*dim + j] = in_mat[i][j]
[CAPA v0.10.2]
```

Figure 4: CAPA Generated Report

Please note that the cast study requires knowledge of the Clang AST, the output AST dump for the file under test can be found in the Appendix at section 11.1.

8.1 Setup

The initial setup is mostly taken care of by existing Clang and LLVM libraries. Clang Libtooling is responsible for parsing and lexing the source file, CAPA merely passes the arguments through to the correct Clang libraries. During the setup CAPA dynamically loads Rules for AST analysis and Reporters for reporting. Once the rules and reporters have been loaded, CAPA loads the benchmark information for use in the reporting phase.

Loading of rules consists of two phases. Rule Generation and Collection. Rule Generation is the setup process whereby the AST Matchers are created, and the resulting matcher is then forwarded onto Clang with a callback function for later processing. The rules are then collected by CAPA for dispatching callbacks correctly.

Once the file has been loaded by the Clang front-end, parsed, and the AST constructed, the Libtooling library begins to traverse the AST searching for a match.

8.2 Matching

When Clang finds a portion of the AST which matches the requirements described by the rules, the callback function is envoked and the relevant rule must process the matching AST Node.

For our code under test, the first callback that occurs is not shown in the report, this is due to the tag which tells CAPA to ignore that function. Further information can be found here 8.3.

8.2.1 Match 1: Vectorisable Function Declaration

The first match to be reported is the result of the function declaration on line 22. The pattern identified is a Vectorisable Function Declaration. This is the simplest of all the parallel matchers. A function declaration is deemed to be potentially vectorisable based purely on the type information available. Vectorisable functions require an arity of at least two, with one argument being a pointer or array type, and the other argument being a size_t. This is the most speculative of the patterns identified by CAPA, as there is very little information to work with in a function

declaration, however functions that operate on vectors in C require both a pointer to the vector, and some information about the size of the vector, thus with that limited information we can construct a matcher.

The matcher for this rule is described by:

The grammar here is quite simple, the matcher is requesting a callback if a function declaration is found which has a parameter that is either an array type or a pointer type, and has any parameter which is a size_t. If this is found it is to be bound by the name Function and the callback will provide the bound nodes and additional AST context.

8.2.1.1 Match 2: Vectorisable Function Declaration The second match is also a Vectorisable Function Declaration. This match however is a the result of catching a function declaration on line 76. The process by which this function is found is no different from the prior example. Note however that the types are different, and in this case the matcher is in fact catching types with two levels of indirection. This rule is general enough that it is capable of catching arbitrary levels of indirection.

8.2.2 Match 3: Map Operation

The third match to be reported is a map operation, which is identified on line 42. The reported information for Map operations is more thorough than the information provided for Vectorisable Function Declaration, this is because more information is available to the callback due to a stronger grammar.

The Map matcher utilises the combinator library designed for this project in order to simplify the top level expression. Our matcher is looking to identify loops which have an assignment where there is a vector on both sides of the operator, or loops which have a compound binary operator and some numeric literal. This describes most of the semantic restrictions a map operation enforces upon a programmer however in order to extract performance information extra bindings are required.

The report states that there are 1 million elements to be processed, in order to extract this information, the ForLoop combinator provides a binding on the conditional which is exposed in the callback. Similarly the number of elemts is also bound to by the ForLoop combinator with the respective node being exposed to the callback.

Upon a successful match, the callback function is called with the results structure. The results structure contains all the bound nodes, as well as the AST Context. These tools are utilised in the callback to filter out false positives, cases where the grammar of the matcher specification is not strict enough to ensure only valid cases are matched. Within the callback the results are re-organised into a simple class which defines a few basic operations. In order for a match to be validated as truly representative of a Map operation, the results must be verified. This is done through the MapInfo.isMap() method, which confirms that the bound index's of the input and ouput vectors are related without a data dependency.

Beyond validating matches, the callback is responsible for retrieving and providing information to the reporters about the known quantities of the region. That is to say that the callback is responsible for retrieving whatever information is available from the now exposed bound nodes. In order to calculate the number of elements to be processed, the right hand side of the loop condition is constant folded to an integer. If this is possible and there is a result, that information is then used as the number of elements to process. Similarly the stride size in the report is 1. This is also bound by the ForLoop combinator, which binds to the loop increment. This binding is then matched against typical loop increment

expressions, and where possible constant folding extracts the stride size.

This information is then passed along to the reporter in order to provide performance metrics.

8.2.3 Match 4: Reduce Operation

The fourth match to be reported is a reduction, which occurs on line 49. Like the Map report, the reduction provides more information about potential improvements. The reduction in the code under test is the calculating of a mean, by summing the contents of the starting_vec divided by the number of elements. This is cleary a many to one operation which satisfies the requirements of parallel reductions.

In this case the matcher constructed to capture the reductino is different from the map operation, again however it reads like english. The matcher is looking for a loop which in the body has either an assignment or compound assignment operator, with a single value on the left, and a vector on the right. Once this is matched, Clang passes the relevant information back via the callback which proceeds to validate whether the region of the AST is a viable for parallelisation.

8.2.4 Match 5: Scan Operation

The fifth match reported is a scan operation, which occurs on line 55 of the source file. Again like the map and reduction reports, the scan report also provides information about the number of elements and stride size where available. The matcher is described by:

```
auto left = VectorBind("Out");
auto right = forEachDescendant(VectorBindScan("In"));
auto body = anyOf(HasDescendant(BinaryOperatorBind("=", "Assign", left, right))
```

```
HasDescendant(BinaryOperatorBindAll("Assign", left, right)));

auto ScanMatcher = FunctionWrap(ForLoopNoParentLoop("Scan", "", body));
```

8.2.5 Match 6: Matrix Multiplication

The sixth match reported is the matrix multiplication that occurs on line 77. Matrix multiplication is not one of the parallel primitives, however it exhibits massive speed improvements when processed on a GPU compared to a CPU. The matcher for the matrix multiplication is described by:

```
auto LoopBody =
       HasDescendant (
2
           binaryOperator(
3
               hasOperatorName("+="),
                hasLHS(MatrixBind("Out")),
                hasRHS(binaryOperator(
6
                    hasOperatorName("*")
                    hasLHS(HasDescendant(MatrixBind("Left")))
8
                    hasRHS(HasDescendant(MatrixBind("Right"))))
9
       )));
11
   auto MatrixMultMatcher =
       FunctionWrap(
13
           ForLoop("MatrixMult", "0", HasDescendant(
14
               ForLoop("", "1", HasDescendant(
ForLoop("", "2", LoopBody)))));
15
16
```

This matcher is slightly different from the previous examples, as it requires the nesting of multiple loops. It still reads like plain english however. The matcher is looking for a for loop which has a child that is a forloop which has a child that is also a forloop that has a compound addition assignment within the body, on the left hand side of the compound assignment there is a Matrix, which is defined as a double indexed vector, and on the right hand side there is a scalar multiplication of two matrix elements. Referring to the AST breakdown in figure 5, we can see directly how the tree is matched.

```
ral 0x305dc18 <col:22> '.nrt 0

305dc88 <col:24; col:28> '.Bcol' '<'
r ox305dc48 <col:24> 'size_t':'unsigned long' <LValueToRValue>
x305dc68 <col:24> 'size_t':'unsigned long' \text{ValueToRValue}>
x305dc60 <col:28> 'size_t':'unsigned long' \text{ValueToRValue}>
x305dc06 <col:28> 'size_t':'unsigned long' <LValueToRValue>
x305dc00 <col:28> 'size_t':'unsigned long' \text{ValueToRValue}>
x305dc00 <col:28> 'size_t':'unsigned long' \text{ValueToRValue}>
x305dc00 <col:28> 'size_t':'unsigned long' \text{ValueToRValue}>
x305dc00 <col:28> 'size_t':'unsigned long' \text{Value ParmYalue}>
x305dc00 <col:35> 'size_t':'unsigned long' \text{Value ParmYalue}>
x305dc00 <col:35> 'size_t':'unsigned long' \text{Value Var 0x305dbc0 'i' 'size_t':'unsigned long'}
<\line:78:9, line:80:44> Mid Loop
ad07 <col:44, col:26> col:21 used j 'size_t':'unsigned long' cinit
tExpr 0x305ddc8 <col:22> 'size_t':'unsigned long' <integralCast>
teral 0x305ddc8 <col:22> 'int' 0
"IntegerLiteral 0x305df78 <col:29> 'int' 0

Williams

TyOperator 0x305e048 <col:32, col:36> '_Bool' '<'

plicitCastExpr 0x305e048 <col:32> 'size_t':\unsigned long' <UvalueToRValue>

beclRefExpr 0x305df08 <col:32> 'size_t':\unsigned long' lvalue Var 0x305df20 'k' 'size_t':\unsigned long'

plicitCastExpr 0x305df08 <col:36> 'size_t':\unsigned long' lvalue Var 0x305df20 'k' 'size_t':\unsigned long'

plicitCastExpr 0x305e030 <col:36> 'size_t':\unsigned long' lvalue ParmVar 0x305da50 'dim' 'size_t':\unsigned long'

plicitCastExpr 0x305e098 <col:41, col:43> 'size_t':\unsigned long' lvalue prefix '++'

clRefExpr 0x305e098 <col:41, col:43> 'size_t':\unsigned long' lvalue prefix '++'

clRefExpr 0x305e098 <col:43> 'size_t':\unsigned long' lvalue var 0x305db00 'i' 'size_t':\unsigned long'

vomdAssignoPerator 0x305e5488 <col:70, col:34> 'float' lvalue'

ImplicitCastExpr 0x305e5488 <col:70, col:23> 'float' lvalue'

| 'ImplicitCastExpr 0x305e588 <col:70, col:20> 'float *' '\unsigned long'

| 'DeclRefExpr 0x305e508 <col:17> 'float *' '\unsigned long'

'DeclRefExpr 0x305e508 <col:17> 'float *' '\unsigned long' \unsigned long' '\unsigned long'

'DeclRefExpr 0x305e508 <col:17> 'size_t':\unsigned long' '\unsigned long' '\unsigned long'

'DeclRefExpr 0x305e508 <col:22> 'size_t':\unsigned long' \unsigned long' \unsigned \unsigned \unsigned \underline \unsigned \underline \underline \underline \underline \unsigned \underline \und
                                                                         ned long' <NValueToRValue>
long' \square Var 0x305dbc0 'i' 'size_t':'unsigned long' \square \s
```

Figure 5: Matrix Multiplication AST Match Breakdown

8.2.6 Match 7: Vectorisable Region

The seventh match reported is a generally vectorisable region has been detected. This pattern is the most general of those reported by CAPA. The AST is queried for regions that are considered generally vectorisable, which are then rejected if they are already tagged as a more specific operation. The matcher for this pattern is:

```
auto unless = anyOf(
                  HasDescendant(ifStmt(anything())),
                  HasDescendant(switchStmt(anything())),
3
                  HasDescendant(gotoStmt(anything())),
                  hasAncestor(forStmt(anyOf(
5
                      hasAncestor(forStmt(anything())),
                      hasAncestor(whileStmt()),
                      hasAncestor(doStmt()))))
9
                  hasAncestor(whileStmt(anyOf(
                      hasAncestor(forStmt(anything()))
10
                      hasAncestor(whileStmt(anything())),
11
                      hasAncestor(doStmt(anything()))))),
12
                  hasAncestor(doStmt(anyOf(
13
                      hasAncestor(forStmt(anything())),
14
                      hasAncestor(whileStmt()),
15
                      hasAncestor(doStmt())))
16
                  );
17
18
   auto body = anything();
19
20
   auto ForMatcher = FunctionWrap(ForLoopUnless("Loop", body, unless));
21
   auto WhileMatcher = FunctionWrap(WhileLoopUnless("Loop", body, unless));
22
```

This matcher simply looks for a loop of any type which contains no control flow within it. Additionally the matcher requires that any ancestor loops also not contain control flow in order to minimise the risk of a data dependency. The operation on line 23 can not be described by any of our GPU primitives, yet it still meets the requirements for code to be potentially parallelised. Note however in this scenario it would be unwise to parallelise this code, as it is merely memory operations with very minimal computational work per element.

8.3 Tagged Regions

Within the source code there are regions marked ///CAPA:IGNORE and /** CAPA: IGNORE */ these alert CAPA that the region is not to be reported on. CAPA achieves this through Clang providing the structured comments interface via declaration statements. The AST Context preserves special comments indicated by

the triple slash or double asterisk, allowing CAPA to hook into the context and retrieve comments assigned to declarations. This is achieved via the following:

```
bool markedIgnore(const Decl *d, SourceManager &sm)
2
       if (!d) { return false; }
3
       const RawComment *rc = d->getASTContext().getRawCommentForDeclNoCache(d);
4
       if (rc)
{
6
           SourceRange range = rc->getSourceRange();
8
          PresumedLoc startPos = sm.getPresumedLoc(range.getBegin());
9
10
          PresumedLoc endPos = sm.getPresumedLoc(range.getEnd());
11
           std::string raw = rc->getBriefText(d->getASTContext());
12
          return (raw.find("CAPA:IGNORE") != std::string::npos);
13
14
       return false;
15
   }
16
```

This is called from within the callback of the matchers to determine whether the region should be processed further, or aborted. The callback is expected to pass the nearest parent declaration to the function in order to determine whether the region should be ignored or not. The current implementation ignores at the function declaration level.

Within the code under test there are three declarations which are marked to ignore. If we extract those segments and remove the ignore directive, CAPA includes them in the report, resulting in this summary:

Figure 6: Report without ignored regions

which now includes the previously ignored function declarations, and the vectorisable regions within them.

8.4 Report Generation

The report generation is the final part of the CAPA analysis. All patterns have been identified and filtered, the reporter is merely responsible for disaplying the information. Currently there is only a text reporter which produces coloured output for ANSI terminals. The reporter module interfaces with the pattern information provided by the rule set in order to report information that has been gathered by the rules. This information is then used by the reporter to interface with the benchmark information to produce performance characteristics which are displayed if available. In cases where performance metrics are not available, no information is displayed.

9 Evaluation of Initial Goals

Considering the project has reached completion, it is important to review the requirements initially set forth in order to ascertain whether the objectives of the project have been met. My final year project involved a large amount of exploratory work, and as the project developed different area's became more important to the final deliverable than were anticipated at the beginning. For the design document submitted in week 12 of semester one, a review of my initial requirements was undertaken, and a re-evaluation of their status within the project was conducted. Since then further developments of the project demanded more time and focus be spent on other aspects, as such it is worth re-evaluating the midway evaluation, and where the project stands at completion. The key area's of the project were.

- GPU Benchmark Development
- Algorithm Analytics Development
- Optimisation Analytics Development

9.1 GPU Benchmark Development

As described earlier, the importance of developing working GPU benchmarking code for known problem classes allows for better analytics and reporting in the serial algorithm analysis portions. This therefore was a key aspect of satisfactorily completing the project. The GPU benchmark development had a number of requirements that describe what the project necessitates.

9.1.1 Requirements

9.1.1.1 [FR.003] The program shall run developed benchmark algorithms to further analytical information.

This requirement relates directly to the overall aim of the project, which is described in the requirements just proceeding this. As the project currently stands there is a completed benchmark suite covering all of the GPU primatives in a highly extensible and meta-programmable fashion. Each of the following benchmarks has been implemented.

- Peak Map
- Peak Fold/Reduce
- Peak Scan
- Peak Matrix Multiplication

Additionally it is trivial to extend the benchmark suite to cover other aspects of GPU performance.

9.1.1.2 [OA.001] The program shall run custom benchmark algorithms to identify GPU performance.

This requirement was met. In order to satisfy this requirement I produced benchmarking code for GPU performance in problem sets that are known to be performant on a GPU. It was my original intention that as well as benchmarks that are known to be performant, that I would also write benchmarks that may naively appear to be performant, yet further inspection demonstrates that they are not in fact performant. This was a rather large task that did not relate back to the key intentions of the project. It was disappointing that constraints prevented the full exploration of this concept, however as the project developed it was clear that focusing on the positive performance aspects would provide a significantly better final product.

9.1.1.3 [OA.002] The program shall work on all CUDA devices.

After careful consideration this requirement was relaxed at the midpoint of the project. It was determined to be far too strict. When writing the original requirements analysis I was not as familiar with the CUDA toolchain as I was at the midpoint of the project, and as such it is now apparent that writing Compute Capability agnostic code is a very difficult feat. In order to best satisfy the other requirements of this project I decided to limit benchmarking code to work on CUDA capable devices of Compute Capability 3.5 and above. This compute capability was chosen as the capabilities of CUDA Cards differ significantly pre and post Compute Capability 3.

The revision of the initial requirement saved significant time and effort from being wasted in localisation and highly technical activities that would have had very limited benefits for the project.

9.1.1.4 [OA.003] The program shall provide comparative CPU performance metrics.

This requirement was met. The final implementation of the benchmark suite contains both CPU and GPU benchmarks for identical operations. This is then used to provide comparitive performance information to the CAPA reporter in order to make predictions about performance improvements within the codebase.

9.1.1.5 [OA.004] The program shall provide a number of different problem class benchmark algorithms.

This requirement was covered and expanded under sections 9.1.1.1 and 9.1.1.2

9.1.1.6 [OA.005] The program shall provide theoretical performance metrics given a known problem class

This requirement was met. In order to provide the best possible analytics for the serial code analysis, theoretical parallel performance must be understood, so that in situations where a GPU is not present, that relevant calculations may be undertaken to provide an estimate on the anticipated performance. Naturally actual performance and theoretical performance differ significantly for a variety of reasons, however the fundamental considerations involved in algorithm analysis can be known or reasonably estimated from which theoretical performance metrics may be provided. The implementation of this utilised work complexity comparisons between the sequential and parallel versions of operations. Some aspects of the parallel code matched do not provide these theoreticals, as in many cases the final semantics cannot be gathered from the AST representation without runtime information.

9.1.1.7 [OA.006] The program shall include known FPGA performance metrics given a known problem class

This requirement was not met. During the midpoint review of the project it was clear that the original intention of benchmarking CPU, GPU and FPGA

implementations of algorithms was an unattainable goal, this was mainly due to the increased focus on the compiler analytics aspect of the projet. Between the original requirements analysis and the midpoint review the emphasis became more focused upon the compiler analytics side, with less emphasis on the relative performances and tradeoffs between the different computing architectures. Due to the size of the project, and the direction it began to proceed, I elected early to not satisfy the requirement, and to remove it from what this project intends to achieve. Removing this requirement provided more time for solving problems which were more relevant to final product.

9.1.1.8 Summary The original design of this project was to primarily provide a benchmarking and comparison suite to assist programmers and engineers in decision making about how to best optimise their software. Very quickly though the project was refocused on analysing source code rather than concepts. This decision increased the challenge of the project, but also provides more utility, as it has the capability to be integrated far deeper in the optimisation decision process. As a result however many aspects of the benchmarking side of the project were compromised. These compromises were recognised before the midpoint of the project and were thoroughly documented in the Design Document.

9.2 Algorithm Analytics Development

This is the crux of my final year project. The core objective was to produce software that analyses a C source file and identify whether the algorithms described may see some benefit from being parallelised. This is extended by the other aspects of this project which in turn provide extra metrics for comparison between CPU and GPU performance. The stretch goal was to provide analysis of an existing C codebase which may contain a variety of potentially parallel algorithms within. As static code analysis is a rather large task to undertake certain decisions have been made to ensure that this project may be completed, and some of these are reflected within the requirements.

9.2.1 Requirements

9.2.1.1 [FR.001] The program shall analyse an algorithm and produce optimisation analysis

This requirement was met. This was the key requirement of the entire project. This requirement could not be compromised on, and as such all other requirements had to relate to ensuring this requirement was met. Analysis of the algorithm was defined as static code analysis, and optimisation analysis was defined as the recognition of potentially parallelizable algorithms within the code. This was achieved through integrating with the Clang tooling, utilising the AST to perform the static analysis. The static analysis itself is primarly concerned with matching known parallel patterns through the AST Matcher library.

At the midpoint of the project most of this requirement had been met. However I was not pleased with the manner in which the analysis was undertaken. It was quite fragile and difficult to parse. A redevelopment of the entire matching interface was undertaken and as a result I created functional combinator matcher library to facilitate the generation of generic extensible AST Matcher constructs. This allowed for the rapid redevelopment and extension of the original analysers, providing and extensible framework from which further matchers could easily be developed.

The fundamental intention of the requirement was to provide a list of potential improvements from within the code, similar to runtime profiling, by using semantics as described by the designer, rather than performance outcomes determined by a profiler. This was achieved.

9.2.1.2 [FR.002] The program shall produce theoretical performance metrics of developed algorithms

This requirement was met. This relates back to the discussion about theoretical performance metrics in 9.1.1.6. This is the extension of that requirement. Where actual benchmark information is not available the tool provides theoretical performance based on time and work complexities of the relevant algorithms.

9.2.1.3 [FR.004] The source code shall be released under a FOSS license

All source code will be released under a Modified BSD license where permitted.

9.2.1.4 [CA.001] Integrate with the Clang tooling to analyse custom written C code

This requirement has been completely satisfied, a stable build system has been forked from an existing open source project providing the scaffolding around which the entirity of CAPA is built.

9.2.1.5 [CA.002] Identify simple parallel patterns within analysed code

This requirement has been completely satisfied, the three simple parallel patterns for which significant improvements can be found in GPU implementations are:

- Map Operations
- Reductions
- Scans/Prefix Network

All three of these simple patterns can be successfully identified within test code.

9.2.1.6 [CA.003] Identify medium complexity parallel patterns within analysed code

This requirement was met. Medium complexity parallel patterns are considered to be patterns within serial code that are clearly parallelizable yet are difficult to identify in a generic sense. This primrarly meant the identification and tagging of 2D Matrix operations. Matrix operations are considered a medium complexity pattern due to the variety of ways in which they may be implemented. As this aspect of the project is primrarly pattern matching and feature detection, identifying the litany of different ways a matrix multiplier may be implemented is a significant task. As such writing an accurate, yet generic Matcher and Callback handler for this was a sizeable task. The matrix matcher however was completed, and identifies matrix-matrix multiplication, as well as matrix-vector multiplication.

9.2.1.7 [CA.004] Identify non-trivial parallel patterns within analysed code

Non-trivial parallel patterns mainly defines a broad set of problems that are not clearly parallelizable. The original intention of this requirement was to identify graph traversals, this however proved to be a particularly difficult task. Whilst graph traversals are not identified by CAPA, we are still able to identify non-trivial potentially parallel sections of code. Primarily CAPA looks for loops with minimal control structures which may be potentially unrolled or vectorised. Additionally CAPA inspects function declarations and types to determine whether they contain types which are to be expected in highly parallel computation, typically pointers, arrays and unsigned integers defining size. This coupled with a low cyclometic complexity within the definition suggests that the included code may be potentially parallelisable, and as such it is often reported by the software.

This requirement has been met, with a slight caveat.

9.2.1.8 [CA.005] Provide Theoretical improvement information

Has been covered extensively here 9.2.1.2 and here 9.1.1.6.

9.2.1.9 [CA.006] Provide more accurate theoretical improvement analysis using additional user specified information

This requirement has been met. Expanding on 9.2.1.2 and 9.1.1.6, if the user decides to provide additional information, then the theoretical performance metrics will take this information into consideration when calculating potential performance improvements. The user is capable of providing information by way of a configuration file which CAPA reads to provide more accurate theoretical calculations.

9.2.1.10 [CA.007] Analyse general C code algorithm descriptions

This requirement has been met. The project is capable of working on any Clang compilable C codebase. As such the analyser is capable of analysing general C code algorithm descriptions from a functional point of view.

9.2.1.11 [CA.008] Analyse existing codebases within tagged regions

This requirement has been conditionally met. Tags are not always visible at every node within the clang AST and as such I was not able to reliably analyse only subsections of a codebase, rather the user has to select which functions within the codebase they do not want to be reported. The program still analyses these regions of the codebase, however upon detecting an ignore clause in the parent function

comment declaration, the analysis for that match terminates and the next matcher begins. This allows the developer to selectively remove false positives or known regions where more computational speed is not necessary. So whilst this condition was originally to only analyse within tagged regions, it has been changed to tag only regions which have not been tagged as: ///CAPA:IGNORE

9.3 Optimisation Analytics Development

Whilst there are no specific requirements relating to this particular component, this is the unifying feature of the entire project. Combining static code analysis with benchmarks to provide a comprehensive optimisation report, without running a profiler allows for fast identification of potential improvements within a codebase of any size. That is the key intention and aim of this project, and it was achieved.

10 Limitations and Extensions

10.1 Limitations

CAPA does suffer from a number of limitations, some of these are due to it being a static analysis tool, others being due to restrictions of resources. The major limitations are summarised here.

10.1.1 CAPA Over Zealously Analyses Code

This limitation is a combination of the two major limiting factors of the project. Due to the fact that CAPA is a static analysis tool, much of the information relating to how a program executes is not available at compile time, and as such many assumptions had to be made in order to provide thorough reports for the end user. As a result of this a decision was made early on that false positives were preferable to false negatives, this gave rise to the over zealous nature of CAPA which identifies regions of a codebase as potentially parallelizable, even though they contain data dependencies. A solution to this problem would have been to use escape analysis, however the time investment in developing garbage collecting techniques to perform on the Clang AST was deemed to be prohibitive, and as such it was not further explored as an option.

10.1.2 CAPA Has Limited Capture Cases

CAPA only actively catches four problem classes, the three parallel primitives and matrix multiplication. Initial goals for CAPA included catching Graph traversals as well as a variety of BLAS linear algebra operations. Unfortunately early development of CAPA relied heavily on directly interfacing with the clang AST Matcher interface, rather than through a defined combinator library. Attempts were made early during the development process to produce a combinator library over the AST Matcher interface, however the metaprogramming resulted in monsterous compile time template instantiation errors which were nigh on impossible to parse. During the midpoint of the project however upstream OCLint build scripts were rebuild to accomodate Clang-3.7 which allowed the use of C++14 standards. This allowed the development of a C++ auto closure interface over the matcher constructs, allowing for development and utilisation of the combinator library. Whilst initially

the time constraint of developing matchers for graph traversals proved prohibitive, by using the combinator library it appears that future development should not take as much time.

10.1.3 Static Analysis Cannot Determine Run-Time Performance

As CAPA is a static analysis tool it works exclusively at the semantic level of a program description. This creates the major limitation that CAPA is incapable of determing what the run time performance of a certain program is, unlike profilers which take runtime information and provide reports based on that information. Whilst this is a limitation of CAPA in that it is unable to differentiate between regions of a codebase that are run often compared to other regions, it is also a strength that the codebase need not be running before potential optimisations can be identified.

10.1.4 CAPA Provides Limited Quantitative Information

Because CAPA operates at the semantic level, it can be difficult to perform many of the operations required to develop source optimisations that another compiler might engage in. Most modern compilers compile the AST into a Single Register Assignment form, which is then passed through optimisation layers to generate optimised object code. As such CAPA has a very limited number of operations that it can exploit to provide determine static information. This however is subject to change in the future as Clang further develops their AST facing libraries. During the course of this FYP Clang have made significant improvements to the Constant Folding Engine at the AST level, which is due to be released with Clang-4.0.

10.1.5 CAPA-Benchmarker only works on CUDA Capable Devices

Unfortunately due to time constraints there was no possiblity of making a cross device vendor benchmarking suite that incorporated more than a signle framework. CUDA was chosen due to the vastly superior tooling for development over competitors like OpenCL. Although this has resulted in a limited application, it would not be a difficult task to extend the benchmarker to work on non CUDA devices.

10.2 Extensions

CAPA and the benchmarker both have the possibility to be extended beyond this project, potentially by another final year student. Potential extensions are summarised here.

10.2.1 CAPA To Capture More Patterns

As described in the limitations, CAPA currently on captures a very small number of potentially parallel patterns within a codebase, it is currently possible to extend the number of rules which the AST is matched against to provide more specifics about extra test cases. Potential examples include capturing more linear algebra operations and capturing graph traversals. With more research and time CAPA would be able to capture an ever increasing number of potentially parallel patterns within sequential codebases.

10.2.2 CAPA Could Process C++

CAPA currently only processes C files, and whilst it can process C++ there are no matchers for any of the iterator patterns. As a result of this only a very small subset of C++ is potentially matched by CAPA, with majority of it passing through silently. It is however possible to extend CAPA to process C++ files due to the reliance on Clang libraries. Expansion into C++ processing would increase the use case and increase the potential number of users of CAPA.

10.2.3 CAPA Could Provide FPGA Analysis

CAPA currently exclusively looks for parallelism which is suited for GPU work-flows, however the tool is general enough in nature that it is possible to extend it to look at possible FPGA applications. Although this is outside the scope of this project, currently I am looking at the possibility of expanding CAPA into identifying deep pipelines for FPGA development. There is clear potential for future students to further develop CAPA in such a way that it is capable of identifying code which is suited for running on an FPGA.

10.2.4 CAPA-Benchmarker Could Provide More Benchmarks

This is a natural extension to the CAPA toolset. As more patterns are identified, more benchmarks should be created in order to continue to provide more detailed reports.

11 Appendix

All code can be found at:

- http://github.com/jhana1/CAPA
- http://github.com/jhana1/CAPA-Benchmarker

11.1 Clang AST - Case Study

```
anslationUnitDecl 0x2efb270 <<invalid sloc> <invalid sloc>
PunctionDecl 0x3055d10 <./codeUnderTest.opp:?:1, line:10:1> line:7:6 used random_fill 'void (float *, size_t)'
|-ParmVarDecl 0x3055b90 <col:18, col:25> col:25 used starting_vec 'float *'
|-ParmVarDecl 0x3055b90 <col:39, col:46+ col:46 used size 'size_t':'unsigned long'
|-CompoundStmt 0x3056208 <col:51, line:10:1>
|-ForStmt 0x30561a0 <line:8:5, line:9:40>
|-DeclStmt 0x3055630 <line:8:10, col:22>
|-VarDecl 0x3055630 <col:10, col:21> col:17 used i 'size_t':'unsigned long' cinit
|-ImplicitCastExpr 0x3055648 <col:21> 'size_t':'unsigned long' <integralCast>
|-Integritieral 0x3055628 <col:21> 'int' 0
|-<<NULL>>
"IntegerFiteral 0x3059a78 <col:21> 'int' 0

**CNULL>>**
inaryOperator 0x3059b88 <col:24, col:28> '_Bool' '<'
ImplicitCastExpr 0x3059b18 <col:24> 'size_t':'unsigned long' <LValueToRValue>

*DeclRefExpr 0x3059ac8 <col:24> 'size_t':'unsigned long' lvalue Var 0x3059a20 'i' 'size_t':'unsigned long'

*ImplicitCastExpr 0x3059b30 <col:28> 'size_t':'unsigned long' \timestyle= \timesty
            "TuplicitCostExpt 0.0359248 col:125 'col:22' used J'size_t';'unsigned long' (interpretable)
    "Integraliteral 0.0359268 col:25' int' 0
    "Integraliteral 0.0359268 col:25' integrations and long' ("Natural October 10 integral 0.035)
    "Integraliteral 0.0359268 col:25' integrations and long' ("Natural 0.035)
    "Integraliteral 0.0359268 col:25' integration of the value ware volo55020 (dis' 'size_t';'unsigned long' long' long' value prefix 's'
    "DesletExtrop 0.0359268 col:13, 0.0125' 'float' value ware volo55020 (integration 0.035)
    "Integraliter 0.0359268 col:13, 0.0125' 'float' value ware volo55020 (integration 0.0125) 'float' value ware value val
```

```
und 0.75ccov | misses: | m
Decimal buffords filesible, collips on the control to the control to the collips of the collips
```

```
-DecRefExpr 0x305d3b0 <col:37 'size_t';'unsigned long' lvalue Var 0x305d260 'i' 'size_t';'unsigned long' ffstum 0x305d788 <inc r70:3, line:70:38 'social variety line:70:3, line:70:38 'social variety line:70:305d480 <col:14, col:20> 'social variety line:70:305d480 <col:14, col:20> 'social variety line:70:305d498 <col:14, col:20> 'unsigned long' 's' 'size_tr:\unsigned long' \text{ variety long' lyalue Var 0x305d260 'i' 'size_tr:\unsigned long' \text{ long' lyalue Var 0x305d60 'i' 'size_tr:\unsigned long' \text{ long' lyalue Var 0x305d260 'i' 'siz
-integeriteral 0x305de08 <col:28, col:32> 'Bmol' '<'
-inplicticastExpr 0x305de08 <col:28, col:32> 'Bmol' '<'
-inplicticastExpr 0x305de08 <col:28> 'size_t':'unsigned long' <LValueToEValue>

'DeclRefExpr 0x305de08 <col:28> 'size_t':'unsigned long' lvalue Var 0x305d070 'j' 'size_t':'unsigned long'
-implicitCastExpr 0x305de08 <col:32> 'size_t':'unsigned long' \timesticastExpr 0x305d50 'dim' 'size_t':'unsigned long' value ParmVar 0x305d50 'dim' 'size_t':'unsigned long'
-inpolectExpr 0x305de08 <col:37, col:39> 'size_t':'unsigned long' lvalue ParmVar 0x305d50 'dim' 'size_t':'unsigned long'
-inplicastExpr 0x305de00 <col:39> 'size_t':'unsigned long' lvalue Var 0x305d50 'i' 'size_t':'unsigned long'
-inplicated value valu
```

```
| "Dec|RefExpr 0x305dff0 <col:36> 'mize_t'; 'unmigned long' lvalue ParmVar 0x305ds0 'dim' 'mize_t'; 'unmigned long' |
| "DaryOperator 0x305dff0 <col:43> 'mize_t'; 'unmigned long' lvalue prefix '+++
| "Dec|RefExpr 0x305d070 <col:43> 'mize_t'; 'unmigned long' lvalue Var 0x305ds0 'l' 'mize_t'; 'unmigned long' |
| CompoundAssinDymotro 0x305ds8 <col:43> (col:44) 'float' lvalue 'mize_t'; 'unmigned long' lvalue Var 0x305ds0 'l' mize_t'; 'unmigned long' |
| ArrayOmberiptExpr 0x305ds18 <col:17, col:23> 'float' 'xinuerovalue' |
| 'ImplicitCastExpr 0x305ds18 <col:17, col:20> 'float '*' (value of long the long
```

References

- [1] "Cuda," 2016, license: http://docs.nvidia/com/cuda/eula. [Online]. Available: http://www.nvidia.com/object/cuda_home_new.html
- [2] "Oclint," 2016, license: Modified BSD. [Online]. Available: http://oclint.org/
- [3] "Eigen," 2016, license: MPL2. [Online]. Available: http://eigen.tuxfamily.org
- [4] "Thrust," 2016, license: Apache 2.0. [Online]. Available: http://thrust.github.io
- [5] "Cublas," 2016, license: http://docs.nvidia.com/cuda/eula/. [Online]. Available: https://developer.nvidia.com/cublas
- [6] R. Espasa and M. Valero, "Exploiting instruction-and data-level parallelism," IEEE micro, vol. 17, no. 5, pp. 20–27, 1997.
- [7] "Auto-vectorization in llvm." [Online]. Available: http://llvm.org/docs/ Vectorizers.html
- [8] Y. Sui, X. Fan, H. Zhou, and J. Xue, "Loop-oriented array-and field-sensitive pointer analysis for automatic simd vectorization," in *Proceedings of the 17th* ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems. ACM, 2016, pp. 41–51.
- [9] M. Papadrakakis, G. Stavroulakis, and A. Karatarakis, "A new era in scientific computing: Domain decomposition methods in hybrid cpu–gpu architectures," Computer Methods in Applied Mechanics and Engineering, vol. 200, no. 13, pp. 1490–1508, 2011.
- [10] K. Nagarajan, B. Holland, A. D. George, K. C. Slatton, and H. Lam, "Accelerating machine-learning algorithms on fpgas using pattern-based decomposition," *Journal of Signal Processing Systems*, vol. 62, no. 1, pp. 43–63, 2011.
- [11] S. Sengupta, M. Harris, Y. Zhang, and J. D. Owens, "Scan primitives for gpu computing," in *Graphics hardware*, vol. 2007, 2007, pp. 97–106.

- [12] A. Bessey, K. Block, B. Chelf, A. Chou, B. Fulton, S. Hallem, C. Henri-Gros, A. Kamsky, S. McPeak, and D. Engler, "A few billion lines of code later: using static analysis to find bugs in the real world," *Communications of the ACM*, vol. 53, no. 2, pp. 66–75, 2010.
- [13] T. Ball and S. K. Rajamani, "Automatically validating temporal safety properties of interfaces," in *Proceedings of the 8th international SPIN workshop on Model checking of software*. Springer-Verlag New York, Inc., 2001, pp. 103–122.
- [14] W. R. Bush, J. D. Pincus, and D. J. Sielaff, "A static analyzer for finding dynamic programming errors," Software-Practice and Experience, vol. 30, no. 7, pp. 775–802, 2000.
- [15] C. Woolley, "High-productivity cuda programming," 2013. [Online]. Available: http://on-demand.gputechconf.com/gtc/2013/presentations/S3008-High-Productivity-CUDA-Programming.pdf
- [16] A. Jindal, N. Jindal, and D. Sethia, "Automated tool to generate parallel cuda code from a serial c code," *International Journal of Computer Applications*, vol. 50, no. 8, 2012.
- [17] T. D. Han and T. S. Abdelrahman, "hicuda: High-level gpgpu programming," *IEEE Transactions on Parallel and Distributed Systems*, vol. 22, no. 1, pp. 78–90, 2011.
- [18] M. M. Baskaran, J. Ramanujam, and P. Sadayappan, "Automatic c-to-cuda code generation for affine programs," in *International Conference on Compiler Construction*. Springer, 2010, pp. 244–263.
- [19] Y. Yan, M. Grossman, and V. Sarkar, "Jcuda: A programmer-friendly interface for accelerating java programs with cuda," in *European Conference on Parallel Processing*. Springer, 2009, pp. 887–899.
- [20] S. Verdoolaege, J. Carlos Juega, A. Cohen, J. Ignacio Gómez, C. Tenllado, and F. Catthoor, "Polyhedral parallel code generation for cuda," ACM Transactions on Architecture and Code Optimization (TACO), vol. 9, no. 4, p. 54, 2013.

- [21] G. S. Almasi, Highly Parallel Processing (The Benjamin/Cummings series in computer science and engineering). Benjamin-Cummings Publishing Co.,Subs. of Addison Wesley Longman,US, 1987. [Online]. Available: http://www.amazon.com/Parallel-Processing-Benjamin-Cummings-engineering/dp/0805301771%3FSubscriptionId%3D0JYN1NVW651KCA56C102% 26tag%3Dtechkie-20%26linkCode%3Dxm2%26camp%3D2025%26creative% 3D165953%26creativeASIN%3D0805301771
- [22] M. Harris, "Parallel prefix sum (scan) with cuda," 2007. [Online]. Available: http://www.eecs.umich.edu/courses/eecs570/hw/parprefix.pdf
- [23] K. A. Gallivan, R. J. Plemmons, and A. H. Sameh, "Parallel algorithms for dense linear algebra computations," SIAM review, vol. 32, no. 1, pp. 54–135, 1990.
- [24] O. Inzunza-Monreal, "Performance of parallel processing on processing units."
- [25] "Clang features and goals," 2016. [Online]. Available: http://clang.llvm.org/features.html
- [26] "Json for modern c++," 2016, license: MIT. [Online]. Available: https://nlohmann.github.io/json/
- [27] "hayai," 2016, license: https://github.com/nickbruun/hayai/blob/master/LICENSE.md. [Online]. Available: https://github.com/nickbruun/hayai