International Rectifier

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free

Description


Advanced HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible onresistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.


The through-hole version (IRF1010NL) is available for low-profile applications.

IRF1010NSPbF IRF1010NLPbF

HEXFET® Power MOSFET







Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V ®	85⑦	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V ®	60	Α
I _{DM}	Pulsed Drain Current ①®	290	
P _D @T _C = 25°C	Power Dissipation	180	W
	Linear Derating Factor	1.2	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
I _{AR}	Avalanche Current①	43	Α
E _{AR}	Repetitive Avalanche Energy①	18	mJ
dv/dt	Peak Diode Recovery dv/dt 38	3.6	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		0.85	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mounted,steady-state)**		40	°C/W

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	55			V	$V_{GS} = 0V, I_D = 250\mu A$	
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.058		V/°C	Reference to 25°C, I _D = 1mA ®	
R _{DS(on)}	Static Drain-to-Source On-Resistance			11	mΩ	V _{GS} = 10V, I _D = 43A ④	
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	
9fs	Forward Transconductance	32			S	V _{DS} = 25V, I _D = 43A 4 8	
I _{DSS}	Drain-to-Source Leakage Current			25	μΑ	$V_{DS} = 55V$, $V_{GS} = 0V$	
פפטי	Brain to Godice Edunage Guiterit			250	μΛ	$V_{DS} = 44V, V_{GS} = 0V, T_{J} = 150^{\circ}C$	
lasa	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V	
I _{GSS}	Gate-to-Source Reverse Leakage			-100	IIA	V _{GS} = -20V	
Qg	Total Gate Charge			120		I _D = 43A	
Q _{gs}	Gate-to-Source Charge			19	nC	$V_{DS} = 44V$	
Q_{gd}	Gate-to-Drain ("Miller") Charge			41		V _{GS} = 10V, See Fig. 6 and 13 48	
t _{d(on)}	Turn-On Delay Time		13			$V_{DD} = 28V$	
t _r	Rise Time		76		20	$I_D = 43A$	
t _{d(off)}	Turn-Off Delay Time		39		ns	$R_G = 3.6\Omega$	
t _f	Fall Time		48			V _{GS} = 10V, See Fig. 10 ⊕®	
1	Internal Drain Inductance		4.5			Between lead,	
L _D	Internal Drain Inductance		4.5			nH	6mm (0.25in.)
L _S	Internal Source Inductance		7.5			from package	
						and center of die contact	
C _{iss}	Input Capacitance		3210			$V_{GS} = 0V$	
C _{oss}	Output Capacitance		690			$V_{DS} = 25V$	
C _{rss}	Reverse Transfer Capacitance		140		pF	$f = 1.0 MHz$, See Fig. 5 \otimes	
E _{AS}	Single Pulse Avalanche Energy②®		1030 ©	250©	mJ	$I_{AS} = 4.3A, L = 270\mu H$	

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions									
Is	Continuous Source Current	8	— 85⑦	05@	MOSFET symbol										
	(Body Diode)			Α	showing the										
I _{SM}	Pulsed Source Current						200		200	200	200	290	200		integral reverse
	(Body Diode)①		290	290	p-n junction diode.										
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 43A$, $V_{GS} = 0V$ ④									
t _{rr}	Reverse Recovery Time		69	100	ns	$T_J = 25$ °C, $I_F = 43A$									
Q _{rr}	Reverse Recovery Charge		220	230	nC	di/dt = 100A/µs ④ ®									
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)													

Notes:

- Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- $\begin{tabular}{ll} \hline \& Starting $T_J = 25^{\circ}C$, $L = 270\mu H$ \\ $R_G = 25\Omega$, $I_{AS} = 43A$, $V_{GS} = 10V$ (See Figure 12) \\ \hline \end{tabular}$
- 4 Pulse width $\leq 400\mu s$; duty cycle $\leq 2\%$.
- ⑤ This is a typical value at device destruction and represents operation outside rated limits.
- $\mbox{\em (6)}$ This is a calculated value limited to $T_J=175\ensuremath{^{\circ}}\mbox{\em C}$.
- ② Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.
- ® Uses IRF1010N data and test conditions.
- ** When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

International Rectifier

IRF1010NS/LPbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

International

TOR Rectifier




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

International TOR Rectifier

IRF1010NS/LPbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



* Reverse Polarity of D.U.T for P-Channel




*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices


Fig 14. For N-channel HEXFET® power MOSFETs

International TOR Rectifier

D²Pak Package Outline




D²Pak Part Marking Information (Lead-Free)




International TOR Rectifier

IRF1010NS/LPbF

TO-262 Package Outline





TO-262 Part Marking Information




D²Pak Tape & Reel Infomation

Dimensions are shown in millimeters (inches)







NOTES:
1. COMFORMS TO EIA-418.
2. CONTROLLING DIMENSION: MILLIMETER.
23. DIMENSION MEASURED @ HUB.
24. INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site,



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 03/04

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/