2024 Digital IC Design Homework 4: Max-Priority Queue

NAME								
Student ID P76121110								
Simulation Result								
Functional simulation	Scor			Score 100	Clock width	25 (ns)	Gate-level simulation time	simulation time (ns) 1430(ns) 2080(ns) 2455(ns) 3080(ns)
VSIM 3> run -all **********************************					# Time: 0 ps Iteration: 0 Instance: /test File: VSIM 21> run -all ************************* **			
# ** Note: \$. # Time: 2. # 1	** s!! ** ** S!! ** ** 0 ** /	v(157) Instance:	VSIM 29> run -all * ******************* * ** Congratulations !! ** * ** Simulation PASS !! ** / 0.0 * ** Simulation PASS !! ** / 0.0 * ** Your score =100					

```
VSIM 19> run -all
                                                 VSIM 33> run -all
      Congratulations !!
                                                      Congratulations !!
      Simulation PASS !!
                                                   ** Your score =100
                                                  ** Note: $finish : testfixture.v(157)
   * Note: $finish : testfixture.v(157)
     Time: 3072500 ps Iteration: 0 Instance: /test
                                                    Time: 3080663 ps Iteration: 0 Instance: /test
                                                  Break in Module test at testfixture.v line 157
  Break in Module test at testfixture.v line 157
                                     Synthesis Result
                                                15632
Total logic elements
Total memory bit
                                                0
Embedded multiplier 9-bit element
                                                0
      Compilation Report - MPQ

    □ ■ Flow Summary

         <<Filter>>
         Flow Status
                                         Successful - Sun May 26 18:55:39 2024
gs
         Quartus Prime Version
                                         20.1.1 Build 720 11/11/2020 SJ Lite Edition
         Revision Name
                                         MPQ
         Top-level Entity Name
                                         MPQ
         Family
                                         Cyclone IV E
         Device
                                         EP4CE55F23A7
         Timing Models
         Total logic elements
                                         15,632 / 55,856 (28 %)
         Total registers
                                         2103
         Total pins
                                         50 / 325 (15%)
         Total virtual pins
         Total memory bits
                                         0/2,396,160(0%)
         Embedded Multiplier 9-bit elements 0 / 308 (0%)
         Total PLLs
                                         0/4(0%)
Summa
                               Description of your design
分為六個 state:
LOAD: 讀資料
READ CMD: 讀 CMD
EXE_CMD: 因為有 heapify 和向上 SWAP, 所以會需要在 build 和 heapify 等
之間做切換
MAX HEAPIFY
SWAP: for increase
DONE: busy<=0
```

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (Total cycle used*clock width)