
2024 Digital IC Design

Homework 3: matrix multiplier

NAME		張家菖						
Student ID		P76121110						
Simulation Result								
Functional simulation	Score		Gate-level simulation	Score 100	Clock width	(ns) 24	Gate-level simulation time	simulation time (ns) 132048
# Time: 132048 ns	simulation r	/IC_tmp/testfixture.v(351)						
Total logic elements					465			
Total men	oit			0				
Embedded	tiplie	r 9-bit elem	ent	1				



Description of your design

將 fsm 分成 6 個 state,分別代表 load matrix1, load matrix2,乘法步驟,乘法換下一行,非法,完成。

乘法步驟是採用一個 clock 乘一格,而不是直接一列一行乘出結果。

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (Total cycle used*clock width)