

11713020 张佳晨

**1.6** [20] <§1.6> Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2.

Given a program with a dynamic instruction count of  $1.0E6$  instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster?

- What is the global CPI for each implementation?
- Find the clock cycles required in both cases.

a.7 For implementation P1.

$$\text{clock rate} = 2.5 \text{ GHz} \quad \begin{array}{c} A \quad B \quad C \quad D \\ \text{CPI} \quad 1 \quad 2 \quad 3 \quad 3 \\ \quad \quad 10\% \quad 20\% \quad 50\% \quad 20\% \end{array}$$

$$\Rightarrow \text{global CPI} = 1 \times 10\% + 2 \times 20\% + 3 \times 50\% + 3 \times 20\% = 2.6$$

$$\text{CPU time} = \frac{2.6 \times 1.0E6}{2.5 \times 1.0E9} = 1.04 \text{ ms}$$

For implementation P2

$$\Rightarrow \text{global CPI} = 2 \times 10\% + 2 \times 20\% + 2 \times 50\% + 2 \times 20\% = 2$$

$$\text{CPU time} = \frac{2 \times 1.0E6}{3.0 \times 1.0E9} = 0.67 \text{ ms}$$

$\Rightarrow$  So the second implementation is faster.

b. clock cycles = Instruction counts  $\times$  clock cycles per instruction

For implementation P1.

$$\Rightarrow \text{clock cycles} = 1.0E6 \times 2.6 = 2.6E6$$

For implementation P2.

$$\Rightarrow \text{clock cycles} = 1.0E6 \times 2.0 = 2.0E6$$

**1.15** [5] <§1.8> When a program is adapted to run on multiple processors in a multiprocessor system, the execution time on each processor is comprised of computing time and the overhead time required for locked critical sections and/or to send data from one processor to another.

Assume a program requires  $t = 100$  s of execution time on one processor. When run  $p$  processors, each processor requires  $t/p$  s, as well as an additional 4 s of overhead, irrespective of the number of processors. Compute the per-processor execution time for 2, 4, 8, 16, 32, 64, and 128 processors. For each case, list the corresponding speedup relative to a single processor and the ratio between actual speedup versus ideal speedup (speedup if there was no overhead).

As saying,

$p$  is the number of processors,

$$\text{total time } T(p) = \frac{t}{p} + 4$$

number of processors	2	4	8	16	32	64	128
execution time	54	29	16.5	10.25	7.125	5.5625	4.78125
speedup	1.85	3.45	6.06	9.76	14.04	17.98	20.92
actual speedup	92.6%	86.3%	75.8%	61.0%	43.9%	28.1%	16.3%
ideal speedup							

**1.8** The Pentium 4 Prescott processor, released in 2004, had a clock rate of 3.6 GHz and voltage of 1.25 V. Assume that, on average, it consumed 10 W of static power and 90 W of dynamic power.

The Core i5 Ivy Bridge, released in 2012, had a clock rate of 3.4 GHz and voltage of 0.9 V. Assume that, on average, it consumed 30 W of static power and 40 W of dynamic power.

**1.8.1** [5] <§1.7> For each processor find the average capacitive loads.

**1.8.2** [5] <§1.7> Find the percentage of the total dissipated power comprised by static power and the ratio of static power to dynamic power for each technology.

**1.8.3** [15] <§1.7> If the total dissipated power is to be reduced by 10%, how much should the voltage be reduced to maintain the same leakage current? Note: power is defined as the product of voltage and current.

$$1.8.1. P = P_{\text{static}} + P_{\text{dynamic}}$$

$$C = \frac{2 \times 90}{V^2 \cdot \text{frequency switched}}$$

For Pentium 4 Prescott processor

$$\text{Capacitive loads} = \frac{2 \times 90}{1.25^2 \times 3.6E9} = 32 \text{ pF}$$

For Core i5 Ivy Bridge

$$\text{Capacitive loads} = \frac{2 \times 40}{0.9^2 \times 3.4E9} \approx 29 \text{ pF}$$

1.8.2

percentage of the total dissipated power      the ratio of static power to dynamic power

	percentage of the total dissipated power	the ratio of static power to dynamic power
Pentium 4	$\frac{10}{90+10} = 10\%$	$\frac{10}{90} = \frac{1}{9}$
Core i5	$\frac{30}{30+40} = 43\%$	$\frac{30}{40} = \frac{3}{4}$

1.8.3.

• For Pentium 4 Prescott Process

$$P_s = 10 \text{ W}, P_D = 90 \text{ W}, U = 1.25 \text{ V}$$

The new power requirement is 90 W

$$\text{The current } I = \frac{P_s}{U} = 8 \text{ A}$$

$$P_{\text{new}} = I \cdot U_{\text{new}} + \frac{1}{2} U_{\text{new}}^2 \cdot C \cdot \text{frequency switched}$$

$$\Rightarrow U_{\text{new}} = 1.18 \text{ V}$$

• For Core i5 Ivy Bridge

$$P_s = 30 \text{ W}, P_D = 40 \text{ W}, U = 0.9 \text{ V}$$

The new power requirement is 63 W

$$\text{The current } I = \frac{P_s}{U} = 33.3 \text{ A}$$

$$P_{\text{new}} = I \cdot U_{\text{new}} + \frac{1}{2} U_{\text{new}}^2 \cdot C \cdot \text{frequency switched}$$

$$\Rightarrow U_{\text{new}} = 0.84 \text{ V}$$