

```
1. a. block offset: 4-0
   block size: 25 bytes = 8 words
 b. Index: 9-5
   blocks: 25 = 32
 C. Total bifs 32 X ( 1 valid bit + 54 tag bits + 32 X 8 data bits)
   Data bits 31 x (32 x 8 data bits)
  Ratio = Total bits / Data bits
        = 1.2148
 d. (1) reference:
                                    hit/miss
        tag index
                            offset
  0
       0~0
                           00000
             00000
                                   mr'ss
  4 0~0 00000
                           00/00
                                     hit
               00000
                                 hv t
 16 0~0
                         0000
 0 \sim 0
               00100
                           00100
                                    miss
 232 0~0
               00111
                           0 1000
                                    miss
 160 0~0
               00101
                           00000
                                    miss
                                    miss & replace
104 0~01
               0000
                          00000
                           11110
               00000
 30
      v \sim o
                                    miss
                                    hit
140 0 ~ 0 00100
                          01100
                                    miss replace
3/00 0 ~011 00000
                          11100
180 0 ~ 0
                          10 100
                                    hit
               00 101
                                            repla ce
2180
    0~010
              00 100
                          00 100
                                    miss
    hit ratio = hit / (hit + miss) = 4/(4+8) = 33.3%
```



2. a.		LRU	0	24,40
set o	0	seto	1	* \$
3e7 0 ——————		<u>-</u>	<u> </u>	4636
	2	set!	L	, , , , ,
set!	3		3	3737

0 1 2 3 4 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 M M M M M H H H M M M M M M M M M M

b. MRU



d	ō	ρł	im	a	l	;

0 1 2 3 4 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 MMMMHHHHHHHHHHHHHHMM



- e: the optimal replacement policy looks for the pages that have least changes of getting used in future. Thus it is necessary for CPV to know what page frame would be demanded.
- 3. Q. P1: clock rates = 1/L1 hit time = 1/0.66 = 1.515 GHz
 P2: clock rates = 1/L1 hit time = 1/0.99 = 1.11 GHz

b. P1:

LI hit time + LI miss rate * mem access Time

$$= 0.66 + (8\% \times 70) = 6.26ns$$

 ρ_{\perp} :

Li hit time t Li miss rate x mem access Time

```
C.
      P1: 1 + 36% x 8% x 70 /0.66 = 4.054
      PL: 1+ 36/2 x 6% x70/0.90 = 2.68
      4.054 \times 0.66 = 2.67564
      2.68 X 0.9 = 2.412
 thus: Processor P2 is faster.
d. p1:
     Li hit time + Li missorate x (Lz hit time
                                  + Lamiss rate. MAT)
  = 0.66 + 8\% (3.62 + 95\% \times 70)
 = 6.4296ns
    The AMAT has become worse on adding an extra 12 Cache.
 e. 1+ 36% x 8% x (5.62 + 95% x 70) /0.66
= 1 + 3.14 = 4.14
t. PI with outle 2.67564 (time per I)
with Lz (1+36% X8% X (5.62 + R x 70) 10.66 $ 0.66 < 2.67864
 thus R 7 0.9194
```