


#6

memory tiling: grouping and ordering threads to minimize global memory access.


2) store and reuse information in shared memory.
shared by diff threads



(matrix C):

cut-up the matrix into smaller 'tiles', and

load this into shared memory for compute



(matrix B)
outer loop over tiles

(matrix A)
inner loop over elements

non-tiled matmul: each input is read N times from global memory

tiled matmul: each input is read $\frac{N}{T}$ times from global memory, and T times each tile.

no reduction in total number of all

matrix elements

I shift mat reading from global memory to shared memory
fast

#1 Thread block size alignment: core dims divisible by tile size (16×16)
 every block covers an even portion of the matrix.
 - no idle threads / no partial tiles to be handled
 edge tiles (waste compute)

#2 ~~warp~~ size
 warp size alignment: (Row/col sizes of ~~multiple~~ of 32)
 for coalesced memory size. $\Rightarrow$ ~~total~~ (coalesced memory access)
 aligned dim (multiples of 32) ensure all threads
 in a warp load contiguous memory $\rightarrow$ max throughput

#3 Shared memory alignment: SRAM organized by banks
 $\Rightarrow$ tile $(16, 32 \text{ or } 64)$ matches shared memory alignment boundaries
 every thread fetches data efficiently.
 $\Rightarrow$ mis-aligned access cause serialization - e.g. when multiple
 threads hit the same memory ~~block~~ bank, [no bank conflicts]

