```
1: module seven_seg (
2: input [3:0] bcd,
3: output reg [6:0] segments // Must be reg to set in always block!!
 4:);
 5:
        // Your 'always @(*)' block and case block here!
 6:
 7:
        always @(bcd) begin
 8:
             case (bcd)
                  4'b0000: segments = 7'b1000000;//0
9:
                  4'b0001: segments = 7'b1111001;//1
10:
                  4'b0010: segments = 7'b0100100; \frac{1}{2}
11:
                  4'b0011: segments = 7'b0110000;//3
4'b0100: segments = 7'b0011001;//4
12:
13:
                  4'b0101: segments = 7'b0010010;//5
14:
                  4'b0110: segments = 7'b0000010;//6
15:
                  4'b0111: segments = 7'b1111000;//7
16:
                  4'b1000: segments = 7'b0000000;//8
4'b1001: segments = 7'b0010000;//9
17:
18:
                  default: segments = 7'b1111111;//anything else
19:
20:
              endcase
21:
        end
22:
23: endmodule
```

```
./timer.v Mon Sep 01 20:14:51 2025
```

```
1: 'timescale lns/lns /* This directive (') specifies simulation <time unit>/<time precision>. */
    2:
   3: module timer #(
   4:
          parameter MAX_MS = 2047,
                                               // Maximum millisecond value
          parameter CLKS_PER_MS = 20 // What is the number of clock cycles in a millisecond?
   5:
    6: ) (
   7:
          input
                                       clk,
    8:
          input
                                       reset.
   9:
          input
                                       up,
  10:
          input
                 [$clog2(MAX_MS)-1:0] start_value, // What does the $clog2() function do here?
  11:
          input
                                       enable,
          output [$clog2(MAX_MS)-1:0] timer_value
  12:
  13: );
  14:
  15:
          // Your code here!
  16:
          // Counter for clock cycles (needs enough bits to count to CLKS_PER_MS)
  17:
          reg [31:0] clk_counter;
  18:
  19:
  20:
          // Counter for milliseconds
  21:
          reg [$clog2(MAX_MS)-1:0] ms_counter;
  22:
          // Direction flag
  23:
  24:
          reg count_up;
  25:
  26:
          always @(posedge clk) begin
              if (reset == 1) begin
  27:
  28:
                   clk_counter <= 0;</pre>
  29:
                   if (up == 1) begin
   30:
                       ms_counter <= 0;
  31:
                       count_up <= 1;
                   end else begin
  32:
                      ms_counter <= start_value;</pre>
  33:
  34:
                       count_up <= 0;
  35:
                   end
  36:
              end else if (enable == 1) begin
                   if (clk_counter >= CLKS_PER_MS - 1) begin
  37:
                       clk_counter <= 0;</pre>
  38:
  39:
                       if (count_up == 1)
   40:
                          ms_counter <= ms_counter + 1;</pre>
  41:
  42:
                          ms_counter <= ms_counter - 1;
  43:
                   end else begin
                      clk_counter <= clk_counter + 1;</pre>
  44:
                   end
  45:
  46:
               end
          end
  47:
  48:
          assign timer_value = ms_counter;
  49:
  50:
  51:
  52: endmodule
  53:
          /*** Hints (Challenge: delete these hints): ***/
  54:
   55:
                * Define 2 count bit vectors, one for counting clock cycles and the other for counting millisec
  56:
onds.
  57:
                * Make sure that these vectors have an appropriate size given their respective maximum values!
  59:
                * Define a register 'count_up' to remember whether we should be counting up or down.
  60:
                * Make a sequential logic always procedure:
  61:
                * If reset then:
   62:
                    Set the clock-cycle counter to zero.
   63:
                     If up is high:
  64:
  65:
                      Set the millisecond counter to 0.
  66:
                       Set count_up to high.
   67:
                     Else:
                      Set the millisecond counter to start_value,
  69:
                       Set count up to low.
  70:
                  Else if enable then:
                    If the clock cycle counter is 'CLKS_PER_MS - 1' or greater:
  71:
  72:
                       Set clock cycle counter back to 0,
  73:
                      If count_up is high:
   74:
                         Increment the millisecond counter.
  75:
                      Else:
  76:
                         Decrement the millisecond counter.
                    Else:
  77:
                       Increment the clock cycle counter by 1.
   79:
                \mbox{*} Continuously assign timer_value to your milliseconds timer.
  80:
  81:
                * Note: 'CLKS_PER_MS' is the number of clock cycles in a millisecond - calculate this number.
  83:
  84:
```

```
1: module reaction_time_fsm #(
          parameter MAX_MS=2047
    2:
    3:)(
    4:
          input
                                              clk,
    5:
                                             button_pressed,
          input
                        [$clog2(MAX_MS)-1:0] timer_value,
    6:
          input
          output logic
    7:
                                             reset,
    8:
          output logic
                                              up,
   9:
          output logic
                                              enable,
  10:
          output logic
                                              led_on
  11: );
  12:
          // Edge detection block here!
  13:
          logic button_q0, button_edge;/* FILL-IN VARIABLES */
  14:
  15:
          always_ff @(posedge clk) begin : edge_detect
              button_q0 <= button_pressed;</pre>
  16:
  17:
          end : edge_detect
          assign button_edge = (button_pressed > button_q0);
  18:
  19:
          /* Complete remaining block here */
  20:
  21:
          // State typedef enum here! (See 3.1 code snippets)
          typedef enum logic [1:0] {S0,S1,S2,S3} state_type;
  22:
  23:
          state_type current_state, next_state;
  24:
          // always_comb for next_state_logic here! (See 3.1 code snippets)
  25:
          // Set the default next state as the current state
  26:
          always_comb begin
  27:
  28:
              case(current_state)
  29:
                   S0: next_state = (button_edge == 1) ? S1:S0;
                   S1: next_state = (timer_value == 0) ? S2:S1;
   30:
                   s2: next_state = (button_edge == 1) ? S3:S2;
  31:
                   s3: next_state = (button_edge == 1) ? S0:S3;
  32:
  33:
                   default: next_state = current_state;
  34:
               endcase
  35:
          end
  36:
  37:
  38:
          /* Complete code block here */
  39:
          // always_ff for FSM state variable flip-flops here! (See 3.1 code snippets)
   40:
          // Set the current state as the next state (Think about whether a blocking or non-blocking assignmen
  41:
t should be used here)
  42:
          always_ff @(posedge clk) begin
   43:
              current_state <= next_state;</pre>
   44:
  45:
          /* Complete code block here */
  46:
  47:
           // Continuously assign outputs of reset, up, enable and led_on based on the current state here! (See
   48:
3.1 code snippets)
  49:
  50:
           /* Complete code block here */
          assign reset = (current_state == S0) ? 1:0 || (current_state == S1)?(timer_value==0):0;
  51:
  52:
   53:
          assign up = (current_state == S1) ? 1:0;
  54:
          assign enable = (current_state == S1 || current_state == S2) ? 1:0;
          assign led_on = (current_state == S2) ? 1:0;
  55:
  56:
  57: endmodule
```

```
2: * Synchronizers: Double-Register Incoming Data!
3: * When travelling through different clock-dom.
          When travelling through different clock-domains,
it is good practice to always "double-register" ("double-flop")
 3: *
4: *
5: *
6: *
7: *
          the signals once they have crossed over to the new domain (using the new domain's clock signal). This is called a "Synchronizer".
          This prevents metastability, which can cause serious failures.
 9: */
10: module synchroniser (input clk, x, output y);
11: reg x_q0, x_q1;
12:
          always @(posedge clk)
          begin
13:
           x_q0 <= x; // Flip-flop #1
x_q1 <= x_q0; // Flip-flop #2
14:
15:
17:
         assign y = x_q1;
18: endmodule
19:
```

```
1
```

```
1: module top_level (
                      CLOCK_50,
                                              // DE2-115's 50MHz clock signal
        input
 2:
        input [3:0] KEY,
                                              // The 4 push buttons on the board
 3:
                                              // 18 red LEDs
        output [17:0] LEDR,
 4:
        output [6:0] HEXO, HEX1, HEX2, HEX3 // Four 7-segment displays
 5:
 6:);
 7:
        // Intermediate wires: (DO NOT EDIT WIRE NAMES!)
 8:
                 timer_reset, timer_up, timer_enable, button_pressed;
 9:
        wire
10:
        wire [10:0] timer_value, random_value;
11:
        // First module instantiated for you as an example:
12:
                                        (// Inputs:
13:
        timer
                       u_timer
                                         .clk(CLOCK_50),
14:
15:
                                         .reset(timer_reset),
16:
                                         .up(timer_up),
                                         .enable(timer_enable),
17:
18:
                                         .start_value(random_value),
19:
                                         // Outputs:
20:
                                         .timer_value(timer_value));
21:
22:
        // Add remaining module instantiations here!
23:
        rng u_rng (
24:
            .clk(CLOCK_50),
25:
            //Outputs
26:
            .random_value(random_value)
       );
27:
28:
29:
        //Debounce
30:
        debounce #(.DELAY_COUNTS(1)) u_debounce (
31:
           //Inputs
            .clk(CLOCK_50),
32:
            .button(~KEY[0]),
33:
34:
            //outputs
35:
            .button_pressed(button_pressed)
36:
        );
37:
        //reaction time fsm
38:
39:
        reaction_time_fsm u_reaction_time_fsm (
40:
41:
            //Inputs
            .clk(CLOCK_50),
42:
43:
            .button_pressed(button_pressed),
44:
            .timer_value(timer_value),
45:
            //outputs
            .reset(timer_reset),
46:
47:
            .up(timer_up),
48:
            .enable(timer_enable),
49:
            .led_on(LEDR[0])
50:
       );
51:
        //displays
52:
53:
        display u_display (
54:
           //Inputs
            .clk(CLOCK_50),
55:
            .value(timer_value),
56:
57:
            //outputs
58:
            .display0(HEX0),
59:
            .display1(HEX1),
60:
            .display2(HEX2),
61:
            .display3(HEX3)
62:
        );
63:
64: endmodule
```

```
./display.sv
                        Mon Sep 01 20:14:51 2025
    1: module display (
                         clk,
           input
    2:
           input [10:0] value,
    3:
    4:
           output [6:0] display0,
    5:
           output [6:0]
                         display1,
           output [6:0] display2,
    7:
           output [6:0] display3
    8:);
           /*** FSM Controller Code: ***/
    9:
   10:
           enum { Initialise, Add3, Shift, Result } next_state, current_state = Initialise; // FSM states.
   11:
           logic init, add, done; // FSM outputs.
   12:
   13:
   14:
           logic [3:0] count = 0; // Use this to count the 11 loop iterations.
   15:
           /*** DO NOT MODIFY THE CODE ABOVE ***/
  16:
   17:
           //TODO
  18:
   19:
           always_comb begin : double_dabble_fsm_next_state_logic
   20:
               case (current_state)
   21:
                   Initialise: next_state = Add3;
   22:
                   Add3: next_state = Shift;
                               next_state = count == 10 ? Result : Add3; // After 11 iterations, exit out of th
   23:
                   Shift:
e loop
   24:
                   Result: next_state = Initialise;
   25:
                   default: next_state = Initialise;
               endcase
   26:
   27:
           end
   28:
   29:
           //TODO
   30:
           always_ff @(posedge clk) begin : double_dabble_fsm_ff
   31:
               // Set state to next state.
   32:
               current_state <= next_state;</pre>
   33:
               // To implement the loop, we use count to count the iterations.
   34:
               // Increment count if in the Shift state.
   35:
               if (current_state == Shift) begin
                   count <= count + 1;</pre>
   36:
   37:
               end
   38:
   39:
               // Set count to zero if in the Result state.
   40:
               if (current_state == Result) begin
   41:
                   count <= 0;
   42:
               end
   43:
   44:
           end
   45:
           //TODO
   46:
           always_comb begin : double_dabble_fsm_output
   47:
               // Assign init, add and done based on the current state.
               init = (current_state == Initialise);
   48:
               add = (current_state == Add3);
   49:
               done = (current_state == Result);
   50:
           end
   51:
   52:
   53:
   54:
   55:
   56:
   57:
           /*** DO NOT MODIFY THE CODE BELOW ***/
   58:
   59:
           logic [3:0] digit0, digit1, digit2, digit3;
   60:
   61:
           //// Seven-Segment Displays
           seven_seg u_digit0 (.bcd(digit0), .segments(display0));
   62:
   63:
           seven_seg u_digit1 (.bcd(digit1), .segments(display1));
           seven_seg u_digit2 (.bcd(digit2), .segments(display2));
seven_seg u_digit3 (.bcd(digit3), .segments(display3));
   64:
   65:
   66:
           // Algorithm RTL: (completed no changes required - see dd_rtl.png for a representation of the code
   67:
below but for 2 BCD digits.)
          // essentially a 27-bit long, 1-bit wide shift-register, starting from the 11 input bits through to
  68:
the 4 bits of each BCD digit (4*4=16, 16+11=27).
  69:
           // We shift in the Shift state, add 3 to BCD digits greater than 4 in the Add3 state, and initialise
the shift-register values in the Initialise state.
          logic [3:0] bcd0, bcd1, bcd2, bcd3; // Do NOT change.
   71:
           logic [10:0] temp_value; // Do NOT change.
   72:
   73:
           always_ff @(posedge clk) begin : double_dabble_shiftreg
               if (init) begin // Initialise: set bcd values to 0 and temp_value to value.
   74:
   75:
                   {bcd3, bcd2, bcd1, bcd0, temp_value} <= {16'b0, value}; // A nice usage of the concat operat
or on both LHS and RHS!
   76:
               end
               else begin
   77:
                   if (add) begin // Add3: 3 is added to each bcd value greater than 4.
   78:
   79:
                       bcd0 <= bcd0 > 4 ? bcd0 + 3 : bcd0; // Conditional operator.
   80:
                       bcd1 \le bcd1 > 4 ? bcd1 + 3 : bcd1;
```

 $bcd2 \le bcd2 > 4 ? bcd2 + 3 : bcd2;$ 

81:

1

```
Mon Sep 01 20:14:51 2025
./display.sv
  82:
                      bcd3 \le bcd3 > 4 ? bcd3 + 3 : bcd3;
  83:
                  end
                  else begin // Shift: essentially everything becomes a shift-register
  84:
                      {bcd3, bcd2, bcd1, bcd0, temp_value} <= {bcd3, bcd2, bcd1, bcd0, temp_value} << 1; // Co
  85:
ncat operator makes this easy!
  86:
                 end
  87:
              end
          end
  88:
  89:
  90:
          always_ff @(posedge clk) begin : double_dabble_ff_output
   91:
              // Need to 'flop' bcd values at the output so that intermediate calculations are not seen at the
output.
  92:
              if (done) begin // Only take bcd values when the algorithm is done!
   93:
                  digit0 <= bcd0;</pre>
  94:
                  digit1 <= bcd1;
  95:
                  digit2 <= bcd2;
  96:
                  digit3 <= bcd3;
  97:
              end
          end
  98:
  99:
  100: endmodule
```

54:

```
1: module debounce #(
     parameter DELAY_COUNTS = 2500 // 50us with clk period 20ns totals in ___
 2:
 3: )
     (
 4:
        input clk, button,
 5:
        output reg button_pressed
 6:);
 7:
     // Use a synchronizer to synchronize 'button'.
 8:
     wire button_sync; // Output of the synchronizer. Input to your debounce logic.
 9:
10:
     synchroniser button_synchroniser (.clk(clk), .x(button), .y(button_sync));
11:
     // Note: Use the synchronized 'button_sync' wire as the input signal to the debounce logic.
12:
13:
14:
15:
     /*** Fill in the following scaffold: ***/
     reg prev_button;
16:
     reg [31:0] count;
17:
     // Set the count flip-flop:
18:
19:
     always @(posedge clk) begin
20:
          if (button_sync != prev_button) begin
21:
           count <= 0;
22:
          end
          else if (count == DELAY_COUNTS) begin
23:
24:
           count <= count ;
25:
26:
          else begin
27:
           count <= count + 1;
28:
          end
29:
     end
30:
31:
     // Set the prev_button flip-flop:
     always @(posedge clk) begin
32:
33:
       if (button_sync != prev_button) begin
34:
         prev_button <= button_sync;</pre>
35:
       end
36:
       else begin
37:
         prev_button <= prev_button;</pre>
38:
       end
39:
     end
40:
     //reg button_pressed;
41:
      // Set the button_pressed flip-flop:
42:
43:
     always @(posedge clk) begin
44:
       if (button_sync == prev_button && count == DELAY_COUNTS) begin
         button_pressed <= prev_button;</pre>
45:
46:
        end
47:
        else begin
48:
         button_pressed <= button_pressed;</pre>
49:
50:
     end
51:
52: endmodule
53:
```

```
./rng.v Mon Sep 01 20:14:51 2025 1
```

```
1: module rng #(
         parameter OFFSET=200,
   2:
          parameter MAX_VALUE=1223,
   3:
         parameter SEED= 156/*Fill-In*/ // Choose a random number seed here!
   4:
   5:) (
   7:
          output [$clog2(MAX_VALUE)-1:0] random_value // 11-bits for values 200 to 1223.
   8:);
          reg [10:1] lfsr; // The 10-bit Linear Feedback Shift Register. Note the 10 down-to 1. (No bit-0, we
   9:
count from 1 in this case!)
          // Initialise the shift reg to SEED, which should be a non-zero value:
  11:
          initial lfsr = SEED;
  12:
  13:
  14:
          // Set the feedback:
  15:
          wire feedback;
  16:
          assign feedback = lfsr[7] ^ lfsr[10];/* FILL-IN */
  17:
  18:
          // Put shift register logic here (use an always @(posedge clk) block):
  19:
          // Make sure to shift left from bit 1 (LSB) towards bit 10 (MSB).
          always @(posedge clk) begin
  20:
              lfsr <= {lfsr[9:1], feedback};</pre>
  21:
          end
  22:
  23:
  24:
          // Your code here!
  25:
  26:
          // Assign random_value to your LSFR output + OFFSET to acheive the range 200 to 1223. Use continuous
assign!
  27:
          assign random_value = OFFSET + lfsr;
  28: endmodule
  29:
```