


#### WB.v ld gpr **DEPENDENCY CHECKING AND STALLS** ADDRESS GENERATION STAGE WB.DR EX.v ld\_gpr EX.DR AG.V v dr needed ME.v\_ld\_gpr AG.dr needed **GPR Stall** GPR dependency check ME.DR AG.SR AG.V v sr needed AG.DR AG.sr needed AG.sr needed AG.dr needed v sr needed WB.v\_ld\_gpr v dr needed AG.MM sr needed WB.DR AG.MM dr needed EX.v ld gpr AG.V AG.sib s needed v\_sib\_s\_needed EX.DR AG.sib s needed AG.sib i needed ME.v ld gpr SIB dependency check SIB Stall AG.V AG.seg needed ME.DR v sib i needed AG.sib i needed AG.base AG.rd seg AG.index AG.ld seg v sib s needed AG.Id flags v sib i needed WB.v Id seg AG.ld\_eip WB.seg DR AG.ld gpr EX.v ld seg AG.V v seg needed AG.ld mm EX.seg DR seg reg dependency AG.seg needed seg Stall ME.v\_ld\_seg check AG.push ME.seg DR AG.pop AG.seg SR AG.chk flags v seg needed WB.v ld mm AG.flags to chk AG.V WB.MM DR v MM dr needed AG.MM dr needed EX.v ld mm AG.xchg flag EX.MM DR AG.V AG.ld temp v\_MM\_sr\_needed MM dependency ME.v ld mm AG.MM sr needed AG.repeat flag MM Stall ME.MM DR check AG.MM SR AG.V AG.MM DR **GPR** stall v MM sr needed seg stall not(ME stall) AG\_stall v MM dr needed MM stall Id latches not(EX stall) SIB\_stall not(WB\_stall) AG.V-ME.V not(AG stall)



#### **EXECUTE STAGE**

**EX.EIP** 

EX.DR EX.SR EX.MM\_DR EX.seg\_DR EX.data size

EX.mem write


EX.ld\_seg EX.ld\_flags EX.ld\_eip EX.ld\_gpr EX.ld mm

EX.chk\_flags
EX.ld\_temp
EX.repeat\_flags
EX.operation
EX.MM\_operation

EX.address

EX.A EX.B EX.MM\_operation EX.MM\_A EX.MM\_B

EX.V



WB.EIP

WB.DR WB.SR WB.MM\_DR WB.seg\_DR WB.data\_size

WB.mem\_write

WB.ld\_seg WB.ld\_flags WB.ld\_eip WB.ld\_gpr WB.ld\_mm


WB.chk\_flags WB.flags\_to\_chk

WB.address


WB.xchg\_flag WB.repeat\_flag

WB.results WB.carry WB.xchg\_data


WB.V





# generate\_offset




### ALU32








## ALU64





## calculate\_flags

