


# HIGH LEVEL DIAGRAM



## ADDRESS GENERATION STAGE

AG.CS  
AG.EIP

AG.DR  
AG.SR  
AG.base  
AG.index  
AG.scale  
AG.MM\_SR  
AG.MM\_DR  
AG.seg\_SR  
AG.seg\_DR  
AG.data\_size  
AG.seg\_id  
AG.SR  
AG.imm  
AG.disp

AG.operation  
AG.type\_A  
AG.type\_B  
AG.MM\_operation  
AG.MM\_type\_A  
AG.MM\_type\_B

AG.mem\_read  
AG.mem\_write

AG.EIP  
AG.disp

branch  
\_target  
\_logic

branch\_target

AG.seg\_id  
ME.address  
v\_mem\_needed

seg\_limit\_check  
(Segment Limits  
Initialized in  
Beginning)

seg\_limit\_  
exception

AG.DR  
AG.SR  
AG.base  
AG.index  
AG.data\_size

register\_file  
(4 read, 3 write)

reg\_A  
reg\_B  
base  
index

reg\_A  
seg\_src

dest\_select\_logic

ME.A

AG.seg\_id  
AG.SR

seg\_reg\_file  
(2 read, 1 write)

seg\_addr  
seg\_src

reg\_B  
seg\_src  
AG.imm

src\_select\_logic

ME.B

AG.MM\_DR  
AG.MM\_SR

MM\_register\_file  
(2 read, 1 write)

ME.MM\_A  
ME.MM\_B

base  
index  
AG.scale  
AG.disp  
AG.push

generate\_offset

seg\_addr  
results\_offset

generate\_address  
(adder)

ME.address

ME.CS  
ME.EIP

ME.DR  
ME.SR  
ME.MM\_DR  
ME.seg\_id  
ME.data\_size

ME.type\_A  
ME.type\_B  
ME.MM\_type\_A  
ME.MM\_type\_B

ME.mem\_read  
ME.mem\_write

ME.Id\_seg  
ME.Id\_flags  
ME.Id\_eip  
ME.Id\_gpr  
ME.Id\_mm

ME.chk\_flags  
ME.flags\_to\_chk

ME.xchg\_flag  
ME.Id\_temp  
ME.repeat\_flag

ME.address  
ME.operation  
ME.op\_src  
ME.op\_dest  
ME.MM\_operation  
ME.MM\_op\_src  
ME.MM\_op\_dest

ME.V

## ADDRESS GENERATION STAGE

AG.V  
AG.dr\_needed

v\_dr\_needed

AG.V  
AG.sr\_needed

v\_sr\_needed

AG.V  
AG.sib\_s\_needed

v\_sib\_s\_needed

AG.V  
AG.sib\_i\_needed

v\_sib\_i\_needed

AG.V  
AG.seg\_needed

v\_seg\_needed

AG.V  
AG.MM\_dr\_needed

v\_MM\_dr\_needed

AG.V  
AG.MM\_sr\_needed

v\_MM\_sr\_needed

GPR\_stall  
seg\_stall  
MM\_stall  
SIB\_stall

AG\_stall

WB.v\_ld\_gpr  
WB.DR  
EX.v\_ld\_gpr  
EX.DR  
ME.v\_ld\_gpr  
ME.DR  
AG.SR  
AG.DR  
v\_sr\_needed  
v\_dr\_needed

WB.v\_ld\_seg  
WB.seg\_DR  
EX.v\_ld\_seg  
EX.seg\_DR  
ME.v\_ld\_seg  
ME.seg\_DR  
AG.seg\_SR  
v\_seg\_needed

GPR\_dependency\_check

GPR\_Stall

WB.v\_ld\_gpr  
WB.DR  
EX.v\_ld\_gpr  
EX.DR  
ME.v\_ld\_gpr  
ME.DR  
AG.base  
AG.index  
v\_sib\_s\_needed  
v\_sib\_i\_needed

SIB\_dependency\_check

SIB\_Stall

seg\_reg\_dependency\_check

seg\_Stall

WB.v\_ld\_mm  
WB.MM\_DR  
EX.v\_ld\_mm  
EX.MM\_DR  
ME.v\_ld\_mm  
ME.MM\_DR  
AG.MM\_SR  
AG.MM\_DR  
v\_MM\_sr\_needed  
v\_MM\_dr\_needed

MM\_dependency\_check

MM\_Stall

not(ME\_stall)  
not(EX\_stall)  
not(WB\_stall)

Id\_latches

AG.V  
not(AG\_stall)

ME.V

## DEPENDENCY CHECKING AND STALLS


AG.sr\_needed  
AG.dr\_needed  
AG.MM\_sr\_needed  
AG.MM\_dr\_needed  
AG.sib\_s\_needed  
AG.sib\_i\_needed  
AG.seg\_needed

AG.rd\_seg  
AG.ld\_seg  
AG.ld\_flags  
AG.ld\_eip  
AG.ld\_gpr  
AG.ld\_mm

AG.push  
AG.pop  
AG.chk\_flags  
AG.flags\_to\_chk


AG.xchg\_flag  
AG.ld\_temp  
AG.repeat\_flag

AG.V




## EXECUTE STAGE

EX.EIP  
 EX.DR  
 EX.SR  
 EX.MM\_DR  
 EX.seg\_DR  
 EX.data\_size  
 EX.mem\_write  
 EX.ld\_seg  
 EX.ld\_flags  
 EX.ld\_eip  
 EX.ld\_gpr  
 EX.ld\_mm  
 EX.chk\_flags  
 EX.ld\_temp  
 EX.repeat\_flags  
 EX.operation  
 EX.MM\_operation  
 EX.address  
 EX.A  
 EX.B  
 EX.MM\_operation  
 EX.MM\_A  
 EX.MM\_B  
 EX.V




WB.EIP  
 WB.DR  
 WB.SR  
 WB.MM\_DR  
 WB.seg\_DR  
 WB.data\_size  
 WB.mem\_write  
 WB.ld\_seg  
 WB.ld\_flags  
 WB.ld\_eip  
 WB.ld\_gpr  
 WB.ld\_mm  
 WB.chk\_flags  
 WB.flags\_to\_chk  
 WB.address  
 WB.xchg\_flag  
 WB.repeat\_flag  
 WB.results  
 WB.carry  
 WB.xchg\_data  
 WB.V




# WRITE-BACK STAGE



## generate\_offset





**ALU32**





## ALU64



## calculate\_flags

