Runyu Lu
AI/HPC/Compiler

GitHub · Transcripts · Website · lry89757@gmail.com

Vision: Applying for a PhD program in the intersection of ML and High performance computing, especially improving the latency, throughput and privacy of LLM Serving and the scheduling of ML Compilers.

EDUCATION

Bachelor of Computer Science Huazhong University of Science and Technology, GPA: **3.95/4.00**   Sept. 2020 — June 2024

PUBLICATIONS

White-box Compiler Fuzzing Empowered by Large Language Models , Under Review   Arxiv ESEC/FSE'24
- *ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering*
- Authors: Chenyuan Yang, Yinlin Deng, **Runyu Lu**, Jiayi Yao, Jiawei Liu, Reyhaneh Jabbarvand, Lingming Zhang

Efficient Dynamic Graph Reconstruction with PagedMapping , submitted in Dec, 2023   **PVLDB'24**
- *Proceedings of the VLDB Endowment*
- Authors: *Hongru Gao, ***Runyu Lu**, Zhiyuan Shao, Hai Jin
  * denotes joint first authors

ACADEMIC EXPERIENCE

Scheduling the Streaming multiprocessors to accelerate LLM Serving   University of California San Diego
- Role: Research Intern advised by **Prof. Hao Zhang**   **LMSYS Lab**, Aug. 2023 — Present
- Profiled the bottleneck of current SOTA LLM Serving framework(e.g., vllm, ppl.llm).
- Improve the GPU SM utilization to accelerate the serving throughtput of LLMs.

WhiteFox: White-box Compiler Fuzzing via LLMs   University of Illinois Urbana-Champaign
- Research Intern advised by **Prof. Lingming Zhang**   **ISE Lab**, June. 2023 — Sept. 2023
- Test optimization in compilers(LLVM IR) with white-box fuzzing technique by leveraging LLMs
- Detect 96 bugs of Pytorch, TensorFlow XLA, TensorFlowLite, LLVM based on the optimization source code

Efficient Paged Dynamic Graph Reconstruction   Huazhong University of Science and Technology
- Research Intern advised by **Prof. Hai Jin**, **Prof. Zhiyuan Shao**   **CGCL Lab**, Oct. 2022 — June 2023
- Remap the PageTable of Linux Kernel to accelerate the dynamic graph reconstruction.
- Speed up existing SOTA algorithms by more than **15x** times.

INDUSTRIAL EXPERIENCE

Optimize the LLVM Backend of SenseTime GPU, GPU Compiler   Sensetime, Shanghai.China
- Role: LLVM Backend Developer   April 2023 — Aug.2023
- Mentor: Wenqiang Yin
- 4000+ line LLVM GPU Backend Optimization Codes
- GPU Compiler Optimization and MLIR Triton, Instruction Selection, Instruction Pattern Match, CodeGen Emitter

Develop High Performance Neural Network Inference Engine   Tencent, Shenzhen.China
- Role: **Top 15** committer of 263(util Nov.2022)   July 2022 — Nov. 2022
- Mentor: nihui, with **6k+** followers in Github
- Optimize high performance neural network operators and math library for NCNN, **18k+** stars in Github, handcraftly optimized for X86/ARM/RISCV/GPU platforms.

Deploy High-FPS AI Models on Arm Chips   FiberHome, Wuhan.China
- Role: **Leader** of HUST.Dian.AI Group   Dec. 2021 — June 2022
- Mentor: Yayu Gao, Xinggang Wang
- Deploy YOLOX/LiteHRNet on Snapdragon 870(Arm CPU), Achieve 20 FPS.

SKILLS

AI	LLM/CV Model Deployment
HPC	CUDA, Intel SSE, Arm NEON, Assembly, Async Programming
Compiler	Compiler Infra like LLVM, MLIR, Triton

MORE INFO

For better reading experience and more detailed information, please feel free to visit my website :)