

# Runyu Lu

AI/HPC/Compiler

**₩**ebsite lry89757@gmail.com

Vision: Applying for a PhD program in the field of MLsys, especially improve the latency and throughput of LLM Serving and the instruction scheduling of ML Compilers.

#### EDUCATION

Bachelor of Computer Science Huazhong University of Science and Technology, GPA: 3.95/4.00 Sept. 2020 — June 2024

#### **PUBLICATIONS**

#### WhiteFox: White-box Compiler Fuzzing via Large Language Models, Under Review

片Arxiv ESEC/FSE'24

- ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering
- Authors: Chenyuan Yang, Yinlin Deng, Runyu Lu, Jiayi Yao, Jiawei Liu, Reyhaneh Jabbarvand, Lingming Zhang

### Efficient Memory Management for Large Dynamic Graph Serving with PagedMapping, To be submitted

ICDE'24

- The IEEE International Conference on Data Engineering
- Authors: \*Hongru Gao, \*Runyu Lu, Zhiyuan Shao, Hai Jin \* denotes joint first authors

#### **ACADEMIC EXPERIENCE**

# **LLM Serving, Inferencing and Profiling**

University of California San Diego 🕈 LMSYS Lab, Aug. 2023 — Present

- · Role: Research Intern advised by Prof. Hao Zhang
- Profiled the bottleneck of current SOTA LLM Serving framework(e.g., vllm, ppl.llm).
- Improve the GPU SM utilization to accelerate the serving throughtput of LLMs.

#### WhiteFox: White-box Compiler Fuzzing via LLMs

University of Illinois Urbana-Champaign **Q** 

Research Intern advised by Prof. Lingming Zhang

- ISE Lab, June. 2023 Sept. 2023
- Test optimization in compilers with white-box fuzzing technique by leveraging LLMs
- Detect 96 bugs of Pytorch, TensorFlow XLA, TensorFlowLite, LLVM based on the optimization source code

#### **Efficient Paged Dynamic Graph Serving**

Huazhong University of Science and Technology ♥

Research Intern advised by Prof. Hai Jin, Prof. Zhiyuan Shao

- **CGCL Lab**, Oct. 2022 June 2023
- Remap the PageTable of OS Kernel to accelerate the dynamic graph processing system.
- Speed up existing SOTA algorithms by more than 10x times.

#### INDUSTRIAL EXPERIENCE

#### Optimize the LLVM Backend of SenseTime TPU, GPU Compiler

Sensetime , Shanghai. China ?

Role: LLVM Backend Developer

April 2023 — Aug. 2023

- Mentor: Wenqiang Yin
- GPU Compiler Optimization and MLIR Triton, Instruction Selection, Instruction Pattern Match, CodeGen Emitter

# **Develop High Performance Neural Network Inference Engine**

Tencent ∰, Shenzhen.China ♥

• Role: Top 15 committer of 263(util Nov.2022)

July 2022 — Nov. 2022

- Mentor: nihui, with 6k+ followers in Github
- Optimize high performance neural network operators and math library for NCNN (7), 18k+ stars in Github, handcraftly optimized for X86/ARM/RISCV/GPU platforms.

#### **Deploy High-FPS AI Models on Arm Chips**

FiberHome , Wuhan.China ?

 Role: Leader of HUST.Dian.Al Group · Mentor: Yayu Gao, Xinggang Wang

Dec. 2021 — June 2022

Deploy YOLOX/LiteHRNet on Snapdragon 870(Arm CPU), Achieve 20 FPS.

# **SKILLS**

ΑI LLM/CV Model Deployment

CUDA, Intel SSE, Arm NEON, Assembly, Async Programming **HPC** 

Compiler Compiler Infra like LLVM, MLIR, Triton

# More Info

For better reading experience and more detailed information, please feel free to visit my \( \subseteq \text{website :} \)