# Verilog generate block

A generate block allows to multiply module instances or perform conditional instantiation of any module. It provides the ability for the design to be built based on Verilog parameters. These statements are particularly convenient when the same operation or module instance needs to be repeated multiple times or if certain code has to be conditionally included based on given Verilog parameters.

A generate block cannot contain port, parameter, specparam declarations or specify blocks. However, other module items and other generate blocks are allowed. All generate instantiations are coded within a module and between the keywords generate and endgenerate.

Generated instantiations can have either modules, continuous assignments, always or initial blocks and user defined primitives. There are two types of generate constructs - loops and conditionals.

- Generate for loop
- Generate if else
- Generate case

## Generate for loop

A half adder will be instantiated N times in another top level design module called my\_design using a generate for loop construct. The loop variable has to be declared using the keyword genvar which tells the tool that this variable is to be specifically used during elaboration of the generate block.

```
// Design for a half-adder
1
    module ha ( input
                         a, b,
2
                output sum, cout);
3
4
      assign sum = a ^ b;
5
      assign cout = a & b;
6
    endmodule
7
8
    // A top level design that contains N instances of half adder
9
    module my_design
10
        #(parameter N=4)
11
                input [N-1:0] a, b,
12
                output [N-1:0] sum, cout);
13
14
        // Declare a temporary loop variable to be used during
15
        // generation and won't be available during simulation
16
        genvar i;
17
18
        // Generate for loop to instantiate N times
19
        generate
20
            for (i = 0; i < N; i = i + 1) begin
21
              ha u0 (a[i], b[i], sum[i], cout[i]);
22
            end
23
        endgenerate
24
    endmodule
25
```

## **Testbench**

The testbench parameter is used to control the number of half adder instances in the design. When N is 2, my\_design will have two instances of half adder.


```
module tb;
1
        parameter N = 2;
2
      reg [N-1:0] a, b;
3
      wire [N-1:0] sum, cout;
4
5
      // Instantiate top level design with N=2 so that it will have 2 \,
6
      // separate instances of half adders and both are given two separate
7
      // inputs
8
      my_design #(.N(N)) md( .a(a), .b(b), .sum(sum), .cout(cout));
9
10
      initial begin
11
        a <= 0;
12
        b <= 0;
13
14
        monitor ("a=0x\%0h b=0x\%0h sum=0x\%0h cout=0x\%0h", a, b, sum, cout);
15
16
        #10 a <= 'h2;
17
                 b <= 'h3;
18
        #20 b <= 'h4;
19
        #10 a <= 'h5;
20
      end
21
    endmodule
22
```

a[0] and b[0] gives the output sum[0] and cout[0] while a[1] and b[1] gives the output sum[1] and cout[1].

### Simulation Log

```
ncsim> run
a=0x0 b=0x0 sum=0x0 cout=0x0
a=0x2 b=0x3 sum=0x1 cout=0x2
a=0x2 b=0x0 sum=0x2 cout=0x0
a=0x1 b=0x0 sum=0x1 cout=0x0
ncsim: *W, RNQUIE: Simulation is complete.
ncsim> exit
```

See that elaborated RTL does indeed have two half adder instances generated by the generate block.



(https://www.chipverify.com/images/verilog/schematic/generate block for loop ha schematic.png)

## Generate if

Shown below is an example using an <code>if else</code> inside a <code>generate</code> construct to select between two different multiplexer implementations. The first design uses an <code>assign</code> statement to implement a mux while the second design uses a <code>case</code> statement. A parameter called <code>USE\_CASE</code> is defined in the top level design module to select between the two choices.

```
// Design #1: Multiplexer design uses an "assign" statement to assign
1
    // out signal
2
    module mux_assign ( input a, b, sel,
3
                        output out);
4
      assign out = sel ? a : b;
5
6
      // The initial display statement is used so that
7
      // we know which design got instantiated from simulation
8
      // logs
9
      initial
10
        $display ("mux_assign is instantiated");
11
    endmodule
12
13
    // Design #2: Multiplexer design uses a "case" statement to drive
14
    // out signal
15
    module mux_case (input a, b, sel,
16
                      output reg out);
17
      always @ (a or b or sel) begin
18
        case (sel)
19
            0 : out = a;
20
            1 : out = b;
21
22
        endcase
      end
23
24
      // The initial display statement is used so that
25
      // we know which design got instantiated from simulation
26
      // logs
27
      initial
28
        $display ("mux_case is instantiated");
29
    endmodule
30
31
    // Top Level Design: Use a parameter to choose either one
32
    module my_design ( input a, b, sel,
33
                         output out);
34
      parameter USE_CASE = 0;
35
36
      // Use a "generate" block to instantiate either mux_case
37
      // or mux_assign using an if else construct with generate
38
      generate
39
        if (USE_CASE)
40
          mux_case mc (.a(a), .b(b), .sel(sel), .out(out));
41
        else
42
          mux_assign ma (.a(a), .b(b), .sel(sel), .out(out));
43
      endgenerate
44
45
    endmodule
46
```

Testbench instantiates the top level module <a href="my\_design">my\_design</a> and sets the parameter <a href="USE\_CASE">USE\_CASE</a> to 1 so that it instantiates the design using <a href="case">case</a> statement.

```
module tb;
1
        // Declare testbench variables
2
      reg a, b, sel;
3
      wire out;
4
      integer i;
5
6
      // Instantiate top level design and set USE_CASE parameter to 1 so that
7
      // the design using case statement is instantiated
8
      my_design #(.USE_CASE(1)) u0 ( .a(a), .b(b), .sel(sel), .out(out));
9
10
      initial begin
11
        // Initialize testbench variables
12
        a <= 0;
13
        b <= 0;
14
        sel <= 0;
15
16
        // Assign random values to DUT inputs with some delay
17
        for (i = 0; i < 5; i = i + 1) begin
18
          #10 a <= $random;
19
               b <= $random;</pre>
20
               sel <= $random;</pre>
21
          $display ("i=%0d a=0x%0h b=0x%0h sel=0x%0h out=0x%0h", i, a, b, sel, out);
22
        end
23
24
      end
    endmodule
25
```

When the parameter USE\_CASE is 1, it can be seen from the simulation log that the multiplexer design using case statement is instantiated. And when USE\_CASE is zero, the multiplexer design using assign statement is instantiated. This is visible from the display statement that gets printed in the simulation log.

Simulation Log

```
// When USE_CASE = 1
ncsim> run
mux case is instantiated
i=0 a=0x0 b=0x0 sel=0x0 out=0x0
i=1 a=0x0 b=0x1 sel=0x1 out=0x1
i=2 a=0x1 b=0x1 sel=0x1 out=0x1
i=3 a=0x1 b=0x0 sel=0x1 out=0x0
i=4 a=0x1 b=0x0 sel=0x1 out=0x0
ncsim: *W, RNQUIE: Simulation is complete.
// When USE_CASE = 0
ncsim> run
mux_assign is instantiated
i=0 a=0x0 b=0x0 se1=0x0 out=0x0
i=1 a=0x0 b=0x1 se1=0x1 out=0x0
i=2 \ a=0x1 \ b=0x1 \ sel=0x1 \ out=0x1
i=3 a=0x1 b=0x0 se1=0x1 out=0x1
i=4 a=0x1 b=0x0 se1=0x1 out=0x1
ncsim: *W, RNQUIE: Simulation is complete.
```

### Generate Case

A generate case allows modules, initial and always blocks to be instantiated in another module based on a case expression to select one of the many choices.

```
// Design #1: Half adder
1
    module ha (input a, b,
2
                output reg sum, cout);
3
4
      always @ (a or b)
      \{cout, sum\} = a + b;
5
6
      initial
7
        $display ("Half adder instantiation");
8
    endmodule
9
10
    // Design #2: Full adder
11
    module fa (input a, b, cin,
12
                output reg sum, cout);
13
      always @ (a or b or cin)
14
      \{cout, sum\} = a + b + cin;
15
16
        initial
17
          $display ("Full adder instantiation");
18
    endmodule
19
20
    // Top level design: Choose between half adder and full adder
21
    module my_adder (input a, b, cin,
22
                      output sum, cout);
23
      parameter ADDER_TYPE = 1;
24
25
      generate
26
        case(ADDER_TYPE)
27
          0 : ha u0 (.a(a), .b(b), .sum(sum), .cout(cout));
28
          1 : fa u1 (.a(a), .b(b), .cin(cin), .sum(sum), .cout(cout));
29
        endcase
30
      endgenerate
31
    endmodule
32
```

## **Testbench**

```
module tb;
1
      reg a, b, cin;
2
      wire sum, cout;
3
4
      my_adder #(.ADDER_TYPE(0)) u0 (.a(a), .b(b), .cin(cin), .sum(sum), .cout(cout));
5
6
      initial begin
7
        a <= 0;
8
         b <= 0;
9
         cin <= 0;
10
11
         $monitor("a=0x%0h b=0x%0h cin=0x%0h cout=0%0h sum=0x%0h",
12
                  a, b, cin, cout, sum);
13
14
        for (int i = 0; i < 5; i = i + 1) begin
15
           #10 a <= $random;
16
           b <= $random;</pre>
17
           cin <= $random;</pre>
18
         end
19
20
      end
    endmodule
21
```

Note that because a half adder is instantiated, cin does not have any effect on the outputs sum and cout.

## Simulation Log

```
ncsim> run
Half adder instantiation
a=0x0 b=0x0 cin=0x0 cout=00 sum=0x0
a=0x0 b=0x1 cin=0x1 cout=00 sum=0x1
a=0x1 b=0x1 cin=0x1 cout=01 sum=0x0
a=0x1 b=0x0 cin=0x1 cout=00 sum=0x1
ncsim: *W, RNQUIE: Simulation is complete.
```